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THE DESIGN OF HIGH-VOLTAGE PLANAR TRANSISTORS 
WITH SPECIFIC REFERENCE TO raE COLLECTOR REGION 
The thesis represents a major c6ntribution to the understanding of 
the design and fabrication of high-voltage planar silicon bipolar trans-
istors, and reports on the original research carried out and the special 
methods evolved leading to the successful design, development and indus-
trialization of two highly specialized transistors. The development of 
these transistors, destined for high-reliability applications in subscriber 
telephone systems, was funded by the South African Department of Posts 
and Telecommunications. 
The first device developed was a discrete transistor meeting the 
requirements of a singularly difficult specification that included the 
following. 
An accurately controlled upper limit to quasi-saturation oper-
ation, so that above a collector-emitter voltage of 4 V at 60 mA, 
the device characteristics should be extremely linear. 
An extremely small range of acceptable gains, with lower and 
upper limits of 80 and 180 respectively. 
Both accurately reproducible and high breakdown-voltages 
exceeding 200 V. 
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The ability to withstand 100 W pulses of 10ps duration at a case 
temperature of 95 °c and a collector-emitter voltage of 130 V. 
The second device represents a design and development breakthrough 
resulting in a unique high-voltage integrated Darlington transistor incorp-
orating the following design features. 
The standard discrete high-voltage transistors used initially in 
the Darlington application were found to fail frequently due to 
an external breakdown mechanism under lightning surge conditions, 
which are common in South Africa. To overcome this weakness, the 
integrated Darlington incorporates a special clamping circuit to 
absorb the surge energy non-destructively within the bulk of the 
device and thereby prevent external breakdown. 
To act as an electrostatic shielding system a new 'inverted 
metallization structure' was developed and incorporated in 
the Darlington transistor design. With this structure it was 
possible to realize transistors with a combination of extremely 
high gains, approaching 105 , and very low collector-emitter 
leakage currents, often lower than 1 nA at an applied 240 V, 
and no device with comparable properties has been reported on 
elsewhere. 
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During the development of the integrated Darlington it was recognized 
that there was a necessity for a simple yet accurate method of predicting 
quasi-saturation operation. This consideration led to the development of 
a totally new, user-orientated, graphical model for predicting the gain of 
a transistor when operating in the quasi-saturation mode a model involving 
the use of entirely new yet easily measured parameters. The model was 
successfully applied to the verification of the Darlington design and the 
optimization of processing parameters for the device. 
Although undertaken in a research environment, the projects were 
handled under pressures normally associated with industrial conditions. 
Time schedules were constrained, and this influenced design strategy. As 
a consequence, however, the need arose to develop fast and efficient design 
aids since much of the theoretical design was implemented for production 
without recourse to long-term experimental verification in the laboratory. 
Whilst the author viewed this approach as less than ideal, the successful 
production of almost two million of these highly specialized devices, inclu-
ding both types, has lent authority to the design techniques developed. 
In spite of the industry-like pressures imposed during the course of 
the work, many aspects of the development programmes were further investigated 
and refined by research that would have been omitted had the author accepted 
the realization of a working device as the only goal. This research has not 
only contributed to the production of devices of exceptionally high quality, 
but has also produced a wealth of new information valuable to future designers. 
These aids include a new and highly accurate correction for the parasitic 
collector resistance of a transistor; design data for the specification of 
epitaxial layers for transistors with collector-emitter breakdown voltages 
ranging between 5 V and 800 V; information on Gate Associated Transistor 
(GAT) structures; and the entirely new graphical method, mentioned above, 
for modelling saturation effects in bipolar transistors. 
ix 
Process development was successfully carried out within the strict 
confines of compatibility with available equipment, and the pre-requisite that 
the existing production of low-voltage bipolar integrated circuits should in 
no way be compromised. Successful transfer of the technology, followed by 
industrialization, has demonstrated the effectiveness of a method developed 
by the author for the rapid communication and dissemination of appropriate 
information in a system without precedents for such procedures. 
Listed below are other examples showing that useful information was 
gathered and new techniques developed. 
Em.itter-region defects associated with the metallization 
process were identified. 
Test data were used to monitor project performance and in 
the development of data management techniques. 
Interaction with the author resulted in the establishment 
of the first Quality Assurance and Audit function for micro-
electronics activities by the Department of Posts and Tele-
communications in the Republic of South Africa. The group 
formed had the authority to handle the certification of semi-
conductor capabilities and the qualification for service of 
semiconductor components. 
An entirely new continuous failure analysis programme was intro-
duced covering both the products manufactured and similar types 
from other sources: a programme that has brought to light the 
major failure mechanisms in the high-voltage transistors. 
On the basis of the knowledge gained during the research and develop-
ment programmes it has been possible to make recommendations, substantiated 
by preliminary investigations for further original research work on a new type 
of negative-resistance high-voltage device. This would initially be destined 
for use in subscriber telephones to improve their immunity to surges, and it 
would form the baSis of the development of a totally new type of interface 
circuit with in-built protection against surges, for application at the sub-
scriber line interface in electronic exchanges. 
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FOREWORD 
'Why,' said the Dodo (to Alice), 'the best way to explain it is 
to do it.' 
The truth of these words was indeed borne out many times over 
while the high-voltage transistors were being developed and manufactured 
it was only by doing that it became possible to understand and explain. 
The course taken could be likened to travelling an unknown road 
in a foreign land to a known destination the map and road signs were 
inadequate, and the road was found to be rough and precipitous, with unex-
pected roadblocks; seldom was there time to stop and look for another 
and better route: it was essential to blunder past the roadblocks, since 
the course had been chosen and could not be changed for fear of delays or 
the necessity of having to turn back. In the end the trip would be com-
pleted successfully, much about the route having been learned that would 
be of benefit to others were it to be documented. 
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It was thus with the work described in this dissertation: the 
components were successfully developed and put into production, often after 
feverish efforts to overcome inexplicable phenomena. Understanding steadily 
grew, sometimes only maturing after long periods, and with the continued 
research effort came the ability to improve on what were already adequate 
components, or the possibility of designing new and better devices, should 
the need arise. 
This thesis presents many original 'navigational aids' and it is 
the hope of the author that they will be of use to others who may have to 
traverse a similar technological route. 
CHAPTER 1 
MICRO-ELECTRONICS ACTIVITIES IN THE REPUBLIC OF SOUTH AFRICA 
1.1 SUMMARY OF CHAPTER 
The main purpose of this chapter is to outline the historical back-
ground of micro-electronics in South Africa in order to assist the reader 
to appreciate the facilities by means of which were developed the trans-
istors described in the succeeding chapters. The lack of pertinent design 
information in the literature on discrete devices made it necessary to 
undertake the very thorough and wide range of investigations that formed 
the core of the research work reported on in this thesis. 
1.2 THE HISTORICAL PERSPECTIVE OF MICRO-ELECTRONICS IN SOUTH AFRICA 
Today, a successful micro-electronics operation is inseparable in 
concept from the mass-manufacture of highly complex and sophisticated 
electronic devices and systems. However, in the historical context this 
did not apply to the first venture into semiconductor device operations 
in South Africa. In 1963, at the site of Messrs Standard Telephones and 
Cables SA Ltd in Boksburg, a facility was established for assembling 
silicon transistors for use in the telecommunications industry (Paxton, 
pers. comm.') the capability probably being introduced to enhance the 'local 
content' of electronic systems for telecommunications. The 'local content' 
concept was an incentive based on 'import tariff protection' and introduced 
to stimulate South African industries to undertake operations that would 
otherwise be financially unattractive; in the telecommunications field this 
also meant the preferential selection of systems incorporating locally-
produced components. It is certain that numerous advanced capabilities 
now available in the country were established as a result of the scheme. 
This move into the assembly arena in 1963 formed the springboard from 
which the technology for the fabrication of planar silicon devices was intro-
duced into the country in 1968, with the establishment, on the same site, of 
a facility for diffusing small-signal bipolar transistors. From this time 
onwards there has been an increasing involvement in silicon technology in the 
country as the potential benefits have been ever more widely recognized. 
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The South African Council for Scientific and Industrial Research 
(CSIR) was the first research organization in the Republic to devote atten-
tion to microcircuits embodying more than a single active device. This 
began in 1965 with investigations into the technology of thin-film circuits. 
The various aspects of early microcircuit work in the Republic up to 1975 
have been covered by Lutsch1• Figure 1.1 (page 3) summarizes key activities 
in the microcircuit arena up to 1984, and subdivides the activities amongst 
Industry, the CSIR and the Universities. Whilst this chart is neither 
definitive nor comprehensive, certain key features emerge that are enlarged 
upon in the succeeding paragraphs. 
During 1970 the CSIR began to carry out research and development in 
the field of bipolar microcircuits. After the author had gained valuable 
insight into the physical operation of bipolar transistors during the 
successful development of a computer-aided design technique for the class C 
transistor amplifier (Smithies2), he was responsible in 1971 for the first 
wholly local design and diffusion of bipolar transistors. During 1973 
Stulting (pers. comm.#) designed and diffused the first South African 
bipolar integrated circuit. 
Diffusion of transistors by industry ceased in 1974, probably for 
economic reasons. The CSIR in 1976 established a small bipolar micro-
circuit facility at the National Electrical Engineering Research Institute 
(NEERI) with the specific objective of satisfying the local requirement for 
non-standard or so-called 'custom' integrated circuits. The operation was 
relatively small, and capable of handling a maximum of 100 two-inch wafers 
per week. Attached to the diffusion unit was a small assembly operation 
that could handle up to about 10 000 fully screened ceramic 'CERDIP' 
packages, of all sizes, per annum. No considerable expansion of this 
facility was planned, as it was envisaged that should large-scale local 
production of bipolar integrated circuits become necessary, it would be the 
task of the industrial sector to provide for this. 
The infrastructure necessary for the CSIR operation was set up 
during the early 1970s, and by the end of 1976 designers had available a 
computer-aided mask layout system feeding an optical pattern generator, 
used in conjunction with a step-and-repeat camera having a 14 mm field, 
for chrome photomasks. From 1975, circuit simulation programs such as 
#J D Stulting (1984) IC Facility, NEERI, CSIR, POBox 395, Pretoria 0001, 
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'SCEPTRE' and later 'SUPER*SCEPTRE', developed at the University of South 
Florida, were available for integrated circuit design. It was only in 
1980, after the introduction of both the dedicated integrated circuit 
simulation programme 'SPICE 2' developed at the University of California, 
Berkeley, and also the British Post Office 'GAELIC' layout and logic 
simulation programs that computer simulation of integrated circuit designs 
became standard practice at the CSIR. At about the same time the 
Universities and Industry started to make use of the CSIR facilities. 
During 1980 a second microcircuit facility came into operation 
South African Micro-electronic Systems (SAMES), dedicated to the mass-
production of complex MOS integrated circuits, primarily for the tele-
communications industry. This company, set up from public funds, has the 
ability to handle some 1 000 three-inch wafers a week, and a large assembly 
capability for both ceramic and plastic packages. SAMES has enabled many 
local workers in the micro-electronics field to further their horizons in 
the design of large-scale integrated circuits (LSI) in MOS technology. It 
has also led to the establishment of a Design Centre for digital integrated 
circuits, and to the full utilization and planned expansion of the mask-
making facility at the CSIR. 
It is clear then that with a small but versatile bipolar integrated 
circuit capability, and a much larger MOS capability available in the Repub-
lic, it was now possible to realise a very wide range of integrated circuit 
designs. 
1 .3 DISCRETE DEVICE MANUFACTURE 
Although the South African commercial assembly operations for 
discrete devices have flourished from the outset, after having started with 
small-signal transistors and following these by diodes and later even power 
semiconductors such as rectifiers and thyristors, commercial diffusion of 
bipolar transistors ceased in 1974, as was pointed out earlier. 
During 1977, soon after the establishment of the NEERI Integrated 
Circuit Facility (IC Facility) it was found that the volume of custom-
designed integrated circuits was small, and that a suitable 'base load' 
was required for the Facility to help stabilize production processes. 
The manufacture of small-signal BC107 NPN transistors, with a maximum 
voltage rating of 50 V, was successfully introduced to form this 'base load'. 
These transistors were produced using a modified design layout supplied by 
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another manufacturer, and a number of process steps similar to a 20 V inte-
grated circuit process then in use. The BC107 transistors had a total die 
area of about 0,25 mm2 and the production level soon exceeded one million 
per annum, and yet this comprised only about 300 wafers. These transistors 
were automatically probe-tested at the CSIR and then shipped to the assembly 
plant, where the wafers were back-lapped, gold sputter-coated and, after 
scribe-and-break, assembled into T0-18 hermetic metal packages. This pro-
cedure was continued until the beginning of 1984, when the CSIR took over 
the back-lapping and gold-sputtering operations. 
Throughout the whole period of both integrated circuit and trans-
istor manufacture in South Africa all the silicon wafers, both plain and 
epitaxial, have been imported from various overseas manufacturers, as the 
local silicon industry was geared only to the production of industrial-
grade material (Delaney3). The feasibility of producing solar and semi-
conductor grade silicon from the local industrial grade was investigated 
by Stander4 , but production has never commenced. In the field of process 
gases the local industry has been well catered for, and all standard semi-
conductor grade carrier gases are manufactured locally (BeaI5). 
1.4 DEVELOPMENT OF THE HIGH-VOLTAGE DEVICES 
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From the foregoing it may be seen that in South Africa in 1978 when 
negotiations with the CSIR to develop a high-voltage transistor commenced, the 
level of discrete transistor production technology in South Africa was indeed 
low, but considerable experience had been built up in related fields at NEERI. 
As previously stated, the author had designed the first wholly ~outh 
African bipolar tr~nsistor in 1971. Subsequent work on dye-sensitized MOS 
structures (Smithies et ale 6) had yielded an excellent insight into surface 
effects in devices. In 1974 the author7 made an important contribution to 
the technological aspects of the gate-region oxidation process during devel-
opment of the first P channel MOS integrated circuit in South Africa. 
A successful investigation of integrated injection logic (I2L) technology 
carried out by Crooke8 in the NEERI Semiconductor Technology Laboratory had 
yielded considerable insight into both the design of bipolar transistors and 
the development of the associated process technology. 
Owing to the success of these investigations and others not mentioned 
here, and also in view of the fact that the NEERI Laboratories were adequately 
equipped, the SA Department of Posts and Telecommunications approached the 
Institute with a proposal to develop a highly specialized transistor for use 
in the 'Protea' electronic telephone. The task set was to produce a suitable 
high-voltage transistor design and to generate a suitable process technology 
that could be instituted at the NEERI Integrated Circuit Facility. Two im-
portant constraints were imposed on the author, and the first was that any 
modifications to either processes or equipment in this facility should only 
be carried out provided no disruption of normal production was caused, and 
the second was that minimal capital expenditure should be incurred. These 
difficulties were overcome, and the considerable success of the first high-
voltage transistor led to a contract for the development of a second device 
which was a high-voltage integrated Darlington transistor. 
1 .5 THE ORDER AND WEIGHTING OF MATERIAL PRESENTED IN THIS THESIS 
The major contributions to micro-electronics yielded by the develop-
ment programmes was that they clarified understanding of the effects of the 
collector region resistance, and enabled an improved design methodology to 
be developed for planar high-voltage transistors where internal and external 
effects are important, either singularly or in combination. This then forms 
the mainstream of the thesis and the findings are presented in Chapters 2 
and 3. Chapter 4 presents a totally new concept of modelling saturation 
effects, making it possible for the first time to readily compute the 
contribution of collector region resistance. 
Chapter 5 is intended to demonstrate the broad base on which the 
projects were undertaken and, after an assessment of the capabilities 
available compared to those required, the processes developed are discussed. 
Development of the process technology required both experience of processing 
techniques and an insight into the nature of the physical and chemical 
processes involved. Much of the process development work was based on the 
individual judgement of the author, and here conformance with the electrical 
specification and the ability to target device parameters adequately were 
important factors. Chapter 5 also covers the successful management of the 
project from the stage when the device and the process technology were 
developed, through the industrialization phase, to a demonstration of the 
value of production data management. 
Chapter 6 clearly identifies the direction which fUrther original 
research on high-voltage devices for telecommunications could take, the 
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call circuitry • 
The die of the surge-
resistant high-voltage 
PT014 transistor that 
was specially developed 
for use in the Pro tea 
telephone. (Die size 
is 1,27 x 1,27 mm) 
CHAPTER 2 
DEVELOPMENT OF THE HIGH-VOLTAGE TRANSISTOR TYPE PT014 
FOR THE PROTEA TELEPHONE 
2.1 SUMMARY OF CHAPTER 
The successful development is described of a special high-voltage 
transistor, the PT014, for the Protea telephone of the SA Department of 
Posts and Telecommunications; also, and what is perhaps more important, 
details are given of a number of significant findings made during the 
investigations carried out as part of the development programme. 
The role of interdigitated structures in the emitters of trans-
istors was questioned, and it was experimentally verified that the use of 
a simple emitter structure with no extension of the periphery was better 
suited to the PT014 application. For calculating the collector region 
resistance, it was proposed that a simple, new correction for the active 
area of a transistor be used; the accuracy of this procedure was experi-
mentally verified. A simple relationship between maximum finger spacing 
in emitter structures and epitaxial layer thickness is also given. 
An improved understanding was gained of the critical relationship 
between the epitaxial layer thickness and resistivity, and breakdown volt-
ages that may be reliably attained in planar double-diffused NPN transistors. 
Design curves for epitaxial layers, together with instructions for their 
use, are presented in an entirely new form and have application to devices 
with collector-emitter breakdowns ranging between 2 V and 800 V. 
A new type of planar device structure was investigated, termed the 
'Gate Associated Transistor' (GAT), originally developed to increase the 
available value of BVCEO ' and it was found that the published design 
formulae were inaccurate. Whilst it turned out that the device could provide 
a worth-while increase in BVCEO ' the fact that parameters were to a greater 
extent dependent on the process of manufacture, and there was a need for a 
refinement in design technique, precluded the use of the structure for this 
project. 
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2.2 BACKGROUND TO THE DEVELOPMENT OF THE TRANSISTOR 
2.2.1 Transistor failures in the Protea electronic telephone 
A transistorized telephone called the 'Protea' was first brought 
into service in the Republic by the SA Post Office during the late 1960s. 
This instrument, compared with earlier non--electronic models, offered a 
number of advantages including, briefly, improved side-tone rejection 
coupled with automatic line compensation of the output level, a low-noise, 
low-distortion speech circuit utilizing a dynamic type microphone trans-
ducer, and an electronic tone caller with three selectable output levels. 
The Protea was one of the earliest electronic telephones introduced 
into service anywhere in the world, and it performed admirably, meeting all 
the performance targets set, with the exception of reliability. Catastrophic 
failure of one or both of the transistors caused the field failure rate to 
be more than double that of earlier non--electronic telephones in service. 
(Bets, Pers. comm. H) 
2.2.2 Causes of the transistor failures 
At first it was believed that these failures were due to lightning-
induced surges, but as failure statistics accumulated it was found by the 
Post Office that TR2, the transistor which acted as the output transistor 
in the call-tone oscillator and speech amplifier, was the one that failed 
most often and that there was no real relationship between this failure 
rate and lightning frequency. 
When the problem was investigated in the Post Office Laboratory by 
Head9 the far-sighted study showed the fault to be related to an incorrect 
cradle switch sequence. During calling, with an applied 75 V 17 Hz ringing 
signal from the exchange, the output transistor case temperature could rise 
to 95 °c, and when the receiver was lifted this could produce a high-power 
surge of short duration but sufficiently powerful to destroy the transistor. 
#B A Bets (1978) Telecommunications Headquarters, Private Bag X74, Pretoria 
0001, Republic of South Africa. 
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To quantify the surge, a scheme similar to that shown in Figure 2.1 
(page 11) was used. By applying the ringing signal to sample telephones 
whilst the cradle switch was being automatically operated, the incorrect 
switching sequence of the six microswitches was identified. This wrong 
sequence was the result of ageing of the mechanism. The surge across the 
collector-emitter terminals of the transistor TR2 reached a value of 130 V 
at 0,75 A and had a duration of about 10 microseconds. This caused the 
device either to degrade or fail. 
2.2.3 Corrective measures to improve the reliability of the telephone 
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The manufacturer modified the design so as to ensure maintenance of 
the correct cradle switch sequence in new telephones, but it was totally out 
of the question for the Post Office to recall more than one million tele-
phones for modification. The only way to solve the problem with the existing 
telephones was to specify another transistor, capable of replacing the TR2 
and having the ability to withstand the surges that might occur, and to 
install this substitute transistor in telephones sent in for repair at the 
country-wide service centres. The new transistor would, of course, also be 
incorporated in all new telephones. 
At this stage negotiations commenced with the CSIR to produce a 
suitable device locally, and the author, appointed to head the project, was 
actively involved both with the drawing-up of the final electrical speci-
fication for the substitute transistor and the subsequent development 
programme. 
2.3 SPECIFICATION OF DEVICES ABLE TO WITHSTAND THE SURGES 
2.3.1 Considerations in specifying a transistor to withstand the surges 
As the magnitude of the surges was known, it appeared to be simply 
a matter of revising the breakdown limits of the transistor and adding a 
requirement in the specification for surge resistance. Two major problems 
arose, however 
(a) there were very few commercially available transistors in TO-5 or 
TO-39 packages with collector-emitter breakdown voltages between 

















FIGURE 2.1 SIMPLIFIED TEST SCHEME USED IN 
THE EVALUATION OF THE PROTEA TELEPHONE TO INDUCE 
LARGE SURGE CURRENTS IN THE OUTPUT TRANSISTOR~ 
T R 2. UP TO 20 000 CRADLE SWITCH OPERATIONS 
WERE CARRIED OUT ON A TELEPHONE. 
( SOURCE: LABORATORY REPORT 5515 OF THE DEPT 
OF POSTS AND TELECOMMUNICATIONS, SEPTEMBER 1974) 
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(b) transistors of this size with breakdown voltages over 250 V, that 
were more readily available, generally provided poor linearity at 
the collector-emitter operating voltage of 4 V and a collector 
current of 60 mAo This linearity was important, as in the telephone 
circuit the transistor had a voltage-dependent resistor (VDR) incorpo-
rated into the emitter circuit for line compensation purposes. Very 
frequently, this combination of the VDR and a high-voltage transistor, 
resulted in an unstable operating. point in the off-hook case. 
Revised specification for the transistor TR2 
The revised specification included two additional tests. These were, 
first, a surge test, and secondly a test for non-linearity in the low-voltage 
characteristics; the latter introduced an entirely new parameter, the 'knee 
voltage', VCEK . Table 2A shows the surge test that was included in the 
transistor specification. 
Table 2A Surge test for transistor TR2 
Parameter Test Condition Limit Unit 
P2( Pk) VCE = 130 V IC = 0,75 A 100 ·(min) W 
dissipation time = 10 ps 
case temperature = 95 °c 
After a surge under these conditions, the allowable gain drift was 
only +1- 20 per cent of the originally measured value for the device. 
A limit of + 100 per cent was set on the change of all leakage currents. 
The entirely new concept of a 'knee voltage', VCEK ' test was intro-
duced after a further investigation of gain requirements for the transistor 
had been carried out by the Department of Posts and Telecommunications. In 
the specification, 'TR2 - Issue 3', reproduced in Appendix 2.1 (page 228), 
the test values for the knee voltage are given in a form suited to automatic 
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TO MEASURE THE KNEE VOLTAGE : 
SET 1B SUCH THAT AT 0 1c=66 mA AND VCE = 6V 
WITH CONSTANT Ie REDUCE VCEUNTIL IC"60mA: VCEIS 
THEN EQUAL TO THE "KNEE VOLTAGE", VCEK ' WHICH 
MUST BE < 4V 
2 3 4 5 
COLLECTOR - EMITTER VOLTAGE VeE (V) 
FIGURE 2.2 THE REGIONS OF OPERATION OF A HIGH-VOLTAGE 
TRANSISTOR AND THE CONCEPT OF THE KNEE VOLTAGE, VCEK, 
AS DEFINED IN THE TRANSISTOR SPECIFICATION TR2- ISSUE 3, 
REGION 1 : THIS REPRESENTS 'TRUE SATURATION' WHERE 
THE COLLECTOR IS SATURATED WITH MAJORITY 
CARRIERS FROM THE EMITTER . 
REGION 2 'QUASI- SATURATION' WHERE THE COLLECTOR IS 
ONLY PARTIALLY SATURATED WITH MAJORITY CA-
RRIERS. BC REPRESENTS THE COLLECTOR CHARAC-
TERISTIC . 
REGION 3 NORMAL OPERATION WHERE THE OPERATING POINT 
VCE IIc > Rc WHERE Rc IS THE RESISTANCE OF 
THE COLLECTOR REGION A NO IS THE INVERSE OF 
THE SLOPE OF THE LINE AC, TO A ROUGH APPROXIMA-
TION . 
( IN CHAPTER 4 A MORE ACCURATE DEFINITION 
IS GIVF"N F"OR R_ \ 
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2.3.3 Transistors invited for evaluation 
After the publication of the TR2 - Issue 3 specification, and while 
the development of the PT014 was still in the embryo stage, the Department of 
Posts and Telecommunications ordered a thorough evaluation of commercially 
available transistors that might meet the requirements. In this investi-
gation, carried out by Heesen10 , ten manufacturers submitted a total of 
one hundred and thirty devices (ten of each transistor type) for evaluation. 
Subdivided into categories there were nine different die species. The tests 
carried out were the following. 
(a) Parametric, to meet the basic electrical requirements as 
given in the TR2 - Issue 3 specification. 
(b) The surge test 130 V and 0,75 A for 10ps at a case 
t t f 95 °e. empera ure 0 
(c) A second parametric test to record the parametric changes. 
Eight different transistor types containing only four different die 
species were found to be acceptable. The other devices either failed the 
initial parametric tests or exhibited unacceptable parametric changes after 
surging. 
2.3.4 Problems with the die available for the local assembly 
of transistors to meet the specification TR2 - Issue 3 
Of the four different die species found to be acceptable, only one, 
manufactured by Messrs Texas Instruments, was available for local assembly, 
and a photograph of this die type is shown in Figure 2.3 (page 15). 
Disadvantages associated with this die were the following. 
(a) High cost (in the region of 20 cents in SA currency). 
(b) Both wafer and die yields low, primarily owing to failure on 
either the knee voltage or gain test, or both, which failures 
in turn could be ascribed to the fact that the transistor being 
tested was not a purpose-made device. 
I. 1,27 mm ~I 
FIGURE 2.3 AN ASSEMBLED TEXAS INSTRUMENTS 
TRANSISTOR DIE FOR THE TR2 APPLICATION. THE LAYOUT 
OF THE DEVICE WI TH AN INTERDIGITATED EMITTER AND 
BASE REGION AND THE SMALL CLEARANCE BETWEEN METAL 
AND SCRIBE CHANNEL IS INDICATIVE OF A DEVICE LAID 
OUT FOR A LOWER-VOLTAGE APPLICATION WITH HIGHER 
EMITTER CURRENT DENSITIES THAN REQUIRED FOR THE T R 2. 
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(c) Bonding pad areas for both the base and emitter too small, as 
a result of which the surrounding die was frequently dama~ed 
during assembly. 
The Texas instruments die was used in the telephones during the 
period the PT014 was being developed. 
2.4 
2.4.1 
THE DEVELOPMENT STRATEGY AND PRODUCTION TECHNOLOGY FOR THE 
PT014 TRANSISTOR TO MEET THE TR2 - ISSUE 3 SPECIFICATION 
Device development proposal 
Verster11 proposed that samples of transistors that were known to 
be satisfactory should be analysed and a 'reverse engineering' exercise be 
carried out to develop a local equivalent. This approach, which coupled a 
knowledge of the properties of the die in use to the requirements of the 
specification, yielded information not only on what should be done but, what 
was even more important, on what should not be done during the development 
of the PT014 transistor. 
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A development period of nine months was proposed by NEERI and this was 
accepted, together with the estimated cost of the development programme which 
was underwritten by the Department of Posts and Telecommunications12 • The 
phases of the development and production programmes for the PT014 are shown 
in Figure 5.1 (Chapter 5 page 182). 
2.4.2 Adoption of a planar device structure 
In the investigation by Heeson10 both planar and non-planar 
device structures had been shown to be suitable for the device application, 
and a planar technology was chosen for the PT014 for the following reasons. 
(a) NEERI had no expertise in non-planar, in this case MESA technology. 
(b) The development of a new technology for MESA devices WOUld, in all 
probability, have taken longer than the adaptation of an existing 
technology. 
(c) New capital equipment for lapping, polishing and etching for MESA 
technology would have to be procured for both the development and 
production phases, which would increase both the lead times and 
cost. 
(d) Additional staff for production processing and process maintenance 
would be required. 
2.5 DESIGNING THE DEVICE TO MEET THE PRIMARY ELECTRICAL CHARACTERISTICS 
The two most important parameters to be met for the TR2 - Issue 3 
specification were the collector-emitter breakdown voltage, BVCEO ' and the 
knee voltage, VCEK ' as defined in Figure 2.2 (page 13). These critical 
parameters were coupled with a gain spread requirement of less than 3 : 1, 
which implied that excellent process control for this single device type 
was essential for good yields to be realized. 
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At the stage when this project was undertaken, NEERI had a capability 
for diffusing small-signal 50 V NPN transistors in a process similar to one 
that was used for 20 V integrated circuits. This process was not applicable 
to higher-voltage devices as the junction depths were too shallow and the 
emitter-base reverse breakdown voltage too low. 
Two major areas of the development programme, described in this 
chapter, are the following. 
(a) The choice of a suitable epitaxial layer to give the breakdown 
voltages required. 
(b) Layout of the device to provide both a suitable knee voltage, 
VCEK ' and ability to withstand the surge P2(PK). 
The process that was developed is described in Chapter 5. In 
practice it was possible to meet the electrical requirements reliably, 
with a good yield and a small expected parameter drift during the useful 
life of the device. 
2.5.1 Meeting the breakdown requirements 
In a double-diffused transistor, an example of which is shown in 
the sectional drawing in Figure 2.4 (page 19), the collector epitaxial layer 
plays a vital role in determining the value of BVCBO and indirectly BVCEO • 
In devices where BVCBO is less than about 200 V the value does not differ 
greatly from the ideal value computed for an infinite abrupt junction. At 
higher voltages, however, the departure from ideal characteristics can be 
considerable and depends, inter slia, on the following. 
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(a) The field concentration that occurs at the edge of the diffused area 
in a finite junction, causing preferential breakdown at lower voltages. 
(b) Surface effects that make the device sensitive to processing and 
layout. These are particularly important in the areas surrounding 
a diffusion where lateral depletion takes place. 
(c) A non-homogeneous impurity distribution with localized increased 
concentrations or precipitations of dopant. This irregular 
distribution is a greater problem in higher-resistivity silicon 
substrates and epitaxial layers. (This was one of the prime 
reasons why neutron transmutation doped silicon was developed 
for high-voltage devices such as thyristors.) 
A method of providing a stable collector-base breakdown was to 
generate a preferential breakdown path between the base region and the 
collector N+ substrate. By using the principle of the punch through diode 
as described by Ghandi13 , it was possible to control the collector-base 
breakdown characteristic by a purely geometrical factor, viz the epitaxial 
layer thickness. In Figure 2.5 (page 19) the conventional diode is compared 
with a punchthrough diode structure. The punchthrough structure may be used 
directly as the collector region of a transistor. Since depletion stretches 
very much fUrther into the collector region than into the base region, the 
following discussion will be devoted only to an abrupt-junction model of 
the collector-base region of the transistor. 
r N - EPITAXIAL COLLECTOR 
~200~m~------------------------------------~ 
L N+ SUBSTRATE 1......---__ 
FIGURE 2.4 SECTION OF A TYPICAL LOW-VOLTAGE 
PLANAR EPITAXIAL TRANSISTOR 








I N+ I NORMAL DIODE 
Ep = BREAKDOWN FIEL,D 
Wo = DEPLEnON WIDTH 
PUNCHTHROUGH 
DIODE 
W = GEOMETRIC DEPLETION WIDTH 
E p = BREAKDOWN FIELD 
FIGURE 2.5 BREAKDOWN CONDITIONS IN A NORMAL 
AND A PUNCHTHROUGH DIODE 
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Other relevant aspects of junction termination are covered in section 2.5.3. 
2.5.1.2 Setting the design values for BVCEO and BVCBO ---------------------------------------------
The relationship between collector-base and collector-emitter 
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n is a process constant related to the avalanche multiplication 
factor; Ghandi 16 states that typical values of n range from 
3 to 4 for NPN devices; 
BVCEO is the collector-emitter breakdown voltage; 
BVCBO is the collector-base breakdown voltage; 
hFE is the device gain in the linear region. 
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To obtain a representative value of n for the transistor design to be 
carried out, the author made a large number of measurements on commercially 
available high-voltage, medium-power transistors. It was found that values 
of n ranged from 5 to 7 for the transistors tested, although instabilities 
in breakdowns frequently precluded reliable results being obtained. During 
the development programme values of n approximating 5 were obtained. 
The TR2 - Issue 3 specification had a lower limit of 130 V for BVCEO ' 
and with 'insets' or safety margins allowed by the transistor assembly plant 
it was necessary to produce devices with a minimum BVCEO of 160 V. With a 
gain spread factor of 3 and an assumed value of n = 5, a device with a 
maximum gain of 210 and minimum BVCEO of 160 V would, if diffused to a gain 
of 70, and using equation 2.5A, exhibit a BVCEO of 200 V. As it was known 
that spreads of thickness and resistivity of +1- 20 per cent were common in 
epitaxial layers, a target figure of 250 V was taken for BVCEO to accommodate 
such spreads. 
To obtain the target value for BVCBO , the value of 250 V for BVCEO 
was used. As an added safety margin the gain hFE associated with this 
value of BVCEO was increased from 70 to 100. Using equation 2.5A again 
with a value of n = 5 the target value for BVCBO was 630 V. 
2.5.1.3 Specifying the epitaxial layer thickness and resistivity 
-----------------------------------------------~--------
For this section reference was made to data from case four of the 
alternative designs of a 1700 V diode as presented by Ghandi16 • These 
data were found to be accurate for the purposes of the PT014 design. (For 
. convenience the relevant table is reproduced in Appendix 2.2 on page 229.) 
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Using the figure of BVCBO = 630 V and an optimum avalanche field 
strength of 165 kV/cm for a punchthrough diode, the thickness of epitaxial 
silicon required below the base was about 38 pm. Allowing for an 8 pm base 
junction and about 0,5 pm of silicon to be consumed in oxidation, an epitaxial 
layer thickness of 46,5 pm was required. 
The depletion width Wn at the avalanche field was about four 
times the geometrical width of the layer in case four, and this criterion 
was applied to the transistor collector where a geometrical width of 38 pm 
for the collector implied a depletion width of approximately 152 pm. From 
the curves of carrier concentration v. resistivity by Irvin17, as updated 
by Thurber et al. 18 , a resistivity of about 45 ohm.cm was indicated for 
the N-type epitaxial layer with Wn ~ 150 pm. 
The above approach to specifying the epitaxial layer parameters was 
based on data for a diode with a doping concentration lower by a factor of 3 
than that for the transistor it was desired to develop, and it was thus deemed 
necessary to check these figures experimentally. Two epitaxial layer types 
with a nominal layer thickness of 45pm were eValuated. The first layer 
type had a resistivity in the range 20-33 ohm.cm and the resistivity of the 
second was in the range 33-50 ohm.cm. With the lower resistivity layer, 
collector-emitter breakdown voltages of between 120 and 180 V were measured, 
and on the 33-50 ohm.cm material, values of about 260 V were obtained for the 
gains in the region of 100. In addition, a BVCBO value of approximately 
600 V was obtained on the higher-resistivity material. Agreement with the 
projected figures was thus excellent. 
After negotiations with the silicon manufacturer the final epitaxial 
silicon specification, which is reproduced in Appendix 2.3 (page 230), was 
agreed to and the allowed layer thickness spread was from 38 to 52 pm, this 
being associated with a resistivity spread of from 33 to 50 ohm.cm. 
2.5.2 Test transistors Merit of an interdigitated structure 
The device that had been accepted for local assembly was an inter-
digitated structure 1,27 mm x 1,27 mm in size. The value of this type of 
structure in the PT014 application was questioned, for the following reasons. 
(a) Interdigitated structures are generally used to assist in providing 
a more uniform current distribution across the emitter region of a 
transistor at high injection levels of typically> 1 A/mm2, but the 
specification did not call for such high injection levels. 
(b) Numerical analyses have indicated that for optimum effect the width 
of the stripes should not be greater than about 10 to 14 times the 
pase width (Ghandi 19 ). The device to be developed would have a 
base width of about 2 pm and this would certainly lead to a far 
denser finger structure than the one used in the Texas Instruments 
die. Samples of the TI die were lapped and stained and found to 
have a base width of about 2 micrometres. 
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(c) The effect of a highly resistive collector regicn on the requirements 
for the design of an interdigitated structure had not been considered 
in the literature. 
2.5.3 Junction termination 
Published information located at this stage of the project mainly 
covered the design of junctions with a view to optimizing the internal field 
distribution. The problems associated with the junction termination of a 
250 V transistor were apparently not considerable, and data from Ghandi20 
were used in the design of the test transistors. 
The first feature included in the transistors designed was a field 
Plate (FP) structure. The FP str ucture is a metallization layout measure 
commonly used to spread depletion near the edge of a diffused junction. 
The action of an FP is shown in Figure 2.6 (page 24) and it is apparent 
that excessive field concentration around the edge of the diffused junction 
is reduced considerably. The FP structure was used as it provided an easy 
method of obtaining an almost ideal abrupt junction approximation in trans-
istors with a punchthrough collector design. In the devices that were 
developed, an overlap of 20 pm of aluminium over the base junction diffusion 
window was used. For production an overlap of 36 pm was adopted and the 
test geometries used on the production layout to optimize the overlap are 
described in Section 2.5.6. 
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The second feature included in the transistor designs was a diffused 
N-type equipotential ring (EQR), included in the collector region surrounding 
the transistor structures, as shown in Figure 2.6 (page 24). The EQR provided 
a precise boundary to terminate lateral depletion around the base junction, 
thus ensuring stable and repeatable junction breakdown. As the potential 
gradient across the oxide between the base metallization and the EQR was 
established rapidly, stability with regard to the external field was ensured. 
The clearance between the FP metallization and EQR was important and, 
to prevent external discharge, a critical external field strength of 4,3 V/ym, 
as measured by Zoroglu and Clark21 , was used to determine the minimum FP 
to EQR clearance for a value of BVCEO of 300 V. This gave a figure of 70 pm. 
In the prototype devices a conservative figure of 80 pm was used. This was 
increased in the production geometry to ensure a stable BVCBO characteristic 
as well. 
2.5.4 Layout of the prototype devices 
The primary limit on the area of the transistor to be developed was 
the collector reSistance, which had to be low enough to meet the knee voltage 
requirement. For the specified knee voltage of 4 V at 60 mA, the maximum 
permissible collector region resistance was 4/0.06 = 66 ohms. With 38 pm 
of 45 ohm.cm epitaxial silicon below the base region of the transistor, the 
minimum active area required was 
Amin = 100 x (45 x .0038)/66 = 0,26 2 mm • 
EQR- NT 
FIELD PLATE 
OVERLAPPING COLLECTOR REGION 
!:~~20flm 
,.. N+ -EQR 
" P /~SPREADIN 
'--------------/ DEPLETION 
N - EPITAXIAL COLLECTOR 
N + SUBSTRATE 
~ THERMAL OXIDE ~ ALUMINIUM METALLIZATION 
FIGURE 2.6 DOUBLE-DIFFUSED PLANAR EPITAXIAL 
TRANSISTOR WITH FIELD PLATE AND DIFFUSED N + 
EQUIPOTENTIAL RING (EQR) 
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For good yield on knee voltage, which was a poor feature of the Texas 
Instruments die that was in use, it was decided to layout the smallest of 
the three test transistors with an emitter area of approximately 0,26 mm2• 
25 
As pointed out earlier in this section, the use of an interdigitated 
emitter structure was questionable, as the peak emitter current density would 
be 0,25 A/mm2 • To check whether an interdigitated emitter structure was 
required, the first test transistor, TR2A, was laid out with a simple emitter 
structure, as shown in Figure 2.7a (page 26). Two base-connecting pads were 
provided to facilitate die orientation during assembly. The outer dimension 
of TR2A was 1 mm x 1 mm and the emitter area was 0,24 mm2• Whilst this was 
slightly less than 0,26 mm2 , it will be seen that the effects of parasitic 
resistance in the collector region do markedly increase the actual active 
area of the device. 
The interdigitated layout of the TR2B, shown in Figure 2.7b (page 
26), was suggested by the layout of the Texas Instruments (TI) die that was 
in use. The new die was almost identical in size to the TI die and had an 
outer dimension of 1,25 mm x 1,25 mm. This layout incorporated the follow-
ing features. 
(a) Bonding pads that were substantially larger than on the TI die, 
an inclusion at the request of the assembly plant. 
(b) A 50 pm spacing between the emitter fingers. Although the author 
had etched an interdigitated metallization pattern with a spacing of 
only 4 pm between fingers on a single layer (Smithies6), the regis-
tration tolerance of the four consecutive process masks used was 4 pm. 
Allowance for adequate overlap to cover poor registration and under-
cutting led to this seemingly large 50 pm spacing between the fingers. 
Whilst on the one hand this dimension was approximately twice that 
required for high injection levels, as described in Section 2.5.2, it 
was also feared that with a larger spacing, valuable emitter area 
would be lost to the detriment of the knee voltage; however the 
actual area of the emitter region of TR2B was 0,41 mm2 ; larger 
than that of the TR2A. 
(c) Rounded geometries, adopted as a further precaution to reduce high 
collector-base field concentrations and to reduce the risk of 
FIGURE 2.70 TR2A FIGURE 2.7b TR2B 
FIGURE 2.7d TR 2T FIGURE 2.7c TR2C 
(x 50) 
FIGURE 2.7 THE TR2 E VALUATION TRANSISTORS 
THE DEVICES WERE THE FOLOWING SIZES TR2A: I mm x I mm 
TR2B : 1,25 mm x 1,25mm 
TR2C : 1,5 mm x 1,5 mm 
TR2A HAD A SIMPLE EMITTER GEOMETRY. TR2B AND TR2C 
HAD COMPLEX INTERDIGITATED EMITTER STRUCTURES. 
FIGURE 2.7d (T R2T) WAS A TEST CIRCUIT USED FOR PROCESS CONTROL 
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dislocations in the silicon near corners in a diffusion window. 
TR2C was the largest test transistor and is shown in Figure 2.7c 
(page 26). The device was simply a scaled-up version of TR2B with a die 
dimension of 1,5 mm x 1,5 mm and an emitter area of 0,61 2 mm • 
TR2T, the test circuit, shown in Figure 2.7d (page 26), enabled 
rapid process control tests to be carried out on the wafer adjacent to 
working transistors. This facilitated the setting up of process limits, 
as all sheet resistivities and junction breakdown voltages could be 
measured on it. 
2.5.5 Electrical evaluation of the prototype devices 
The first thing done during evaluation of the prototype devices was 
a parametric probe test. From the batch of experimental wafers, produced 
with different emitter process times, one wafer was selected, after sample 
testing, for subsequent 100 per cent testing to the TR2 - Issue 3 
specifica tion. 
The results were as follows. 




The overall probe yield was thus 54 per cent, which was broken down 
for the three transistor types as follows : 
Yield on TR2A type 
Yield on TR2B type 
Yield on TR2C type 
64,0 per cent , 
48,5 per cent 
50,0 per cent. 
The parameter spreads were measured from the drop-in test structures 
and are presented in the population distributions in Figure 2.8 (page 28). 
The most salient feature is the small gain spread measured, with 96 per cent 
of the values between 105 and 185. 
After further analysis the major causes for rejection were broken 
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FIGURE 2 . 8 POPULATION DISTRIBUTIONS OF PARAMETERS MEASURED ON THE TR2T DROP-IN TEST STRUCTURE 
MEASUREMENTS ON A TWO INCH WAFER EXCLUDING OUTER 3 mm PERIPHERY TO CONFORM WITH 





Collector-emitter and collector-base characteristics 
leaky or with breakdowns lower than those specified. 
Emitter-base junction characteristics leaky or with 
breakdowns lower than those specified. 
Category 3 Other failures on gain and knee-voltage tests. 
Table 2B Failure categories in percentages 
Geometry Category (failures in per cent) 
1 2 3 
TR2A 92 6 2 
TR2B 78 20 2 
TR2C 86 12 2 
A number of important observations were based on the data given 
above and other more specific measurements. 
(a) Failures due to emitter-base leakage on the TR2B and TR2C type 
geometries were significantly greater than those on the TR2A 
type. This was attributed to the much longer emitter periphery 
on the interdigitated structures, providing a much longer path 
for the formation of process-induced crystallographic faults. 
That the smaller TR2B type had a higher reject percentage than 
the TR2C type on this characteristic was believed to be due to 
the fact that the clearances allowed for oxide and metallization 
overlap were inadequate, being proportionally smaller on the TR2B 
type. 
(b) Whereas all three geometries had a yield in excess of 98 per cent 
on the specified gains, it was noted from the figures recorded 
that at collector currents between 10 and 100 mA, the gains of 
adjacent TR2B and TR2C types were generally about 10 per cent 
lower than those for the adjacent A types. 
(c) All three adjacent geometries were found to have similar collector-
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base breakdown voltages (approximately 600 V). It was noted, however, 
that the TR2B and TR2C types both had collector-emitter breakdown 
voltages some 10 to 20 V lower than the adjacent A types. Applica-
tion of equation 2.5A (page 20), which relates gains and breakdowns, 
provides an immediate conflict with the observation in (b) above. 
It is clear, then, that both the actual transistor geometry and the 
process have an important bearing on gains and breakdowns. 
(d) At collector currents below 1 mA, significant gain crowding was 
noted on only the TR2B and TR2C types. At 500 pA the gains of the 
TR2B and TR2C types had dropped to half their peak values, whilst 
only at 10)lA was the gain of the TR2A type halved. 
(e) The knee characteristics were similar for all three structures, as 
shown in Figures 2.9a, band c (page 31), with the knee voltage 
simply scaled in proportion to the values of the collector resist-
ance, RC' The fact that an interdigitated structure was used did 
not affect the scaled knee characteristic other than, perhaps, to 
sharpen it. 
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(f) Figure 2.9d (page 31) shows, for comparison, the knee characteristics 
of a TR2 interdigitated device of Texas Instruments manufacture that 
met the TR2 - Issue 3 specification. This device had a dimension of 
1,27 mm x 1,27 mm and had a knee voltage approximately equal to that 
of the TR2A, which was only 1 mm x 1 mm in size. 
The surge test, as in the TR2 - Issue 3 specification, was a key 
test for the acceptance of the device, and the results were outstandingly 
good. Three samples each of the TR2A, TR2B and TR2C geometry devices, 
assembled in TO-39 packages, were subjected to the 100 W 10ps surge test 
at a case temperature of 95 °C. All parameters measured before and after 
the surge test showed virtually no change when compared (Serrano - Appendix 
2.4 commencing on page 231). The important parameter of gain changed by 
only -0,72 per cent on average. 
These results were in contrast to those of tests on the acceptable 
commercial types evaluated by Heeson10 , where changes recorded were 
considerably greater. Gain changes of between 2,4 and 9,8 per cent were 
recorded, for example. Clearly the 8;um depth base junction process that 
FIGURE 2.90 
KNEE CHARACTERISTICS OF 
THE TR2A DEVELOPMENTAL 
TRANSISTOR. 
MEASURED KNEE VOLTAGE 
WAS 3V. 
THIS TRANSISTOR HAD A 
SIMPLE EMITTER STRUCTURE . 
DIMENSIONS OF DIE : I x I mm 
FIGURE 2.9b 
KNEE CHARACTERISTICS OF 
THE TR2B DEVELOPMENTAL 
TRANSISTOR. 
THE MEASURED KNEE VOLTAGE 
WAS 1,4 V. 
(THE PTOl4 IN PRODUCTION HAS 
A SIMULAR KNEE VOLTAGE) 
AN INTERDIGITATED EMITTER 
WAS USED AND LOW CURRENT 
GAIN GROWDING IS EVIDENT. 
DIMENSIONS OF DIE : 1,25 x 1,25 mm 
FIGURE 2.ge 
KNEE CHARACTERISTICS OF 
THE TR2C DEVELOPMENTAL 
TRANSISTOR. 
THE MEASURED KNEE VOLTAGE 
WAS O,BV . 
AN INTERDIGITATED EMITTER 
WAS USED AND LOW CURRENT 
GAIN GROWDING IS EVIDENT. 
DIMENSIONS OF DIE : 1,5 x 1,5 mm 
FIGURE 2.9d 
KNEE CHARACTERISTICS OF A 
TEXAS INSTRUMENTS TR2 
TRANSISTOR FOR COMPARISON. 
THE MEASURED KNEE VOLTAGE 
WAS 3V, SIMILAR TO THE TR2A. 
AN INTERDIGITATED EMITT ER 
WAS USED AND LOW CURRENT 
GAIN GROWDING IS EVIDENT. 
DIMENSIONS OF DIE : 1,27 x 1, 27mm 
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was developed was highly suited to the application. 
2.5.6 The production geometry 
The success of the prototype devices was such that the authorization 
to proceed with production was received without delay. 
Two key features from the developmental transistors were incorp-
orated into the production geometry, which was termed the *1014 layout. 
These features were the following. 
(a) Use of a simple geometry similar to that of the TR2A type 
with a view to both an improved yield and also large bonding 
areas, as these were favoured. 
(b) Adoption of a die dimension of 1,27 mm x 1,27 mm to give a 
collector region resistance of about 30-40 ohms and a knee 
voltage of less than 2 V. (The 1 mm square TR2A types had 
knee voltages of about 3 V.) 
The *1014A layout is shown in Figure 2.10a (page 33), whilst two 
metal variants, used to confirm that the 36JWn field plate overlap used 
was optimal, are shown in Figures 2.10b and 2.10c (page 33). 
2.6 A NOVEL LIGHT EMISSION PHENOMENON AND NEW DATA FROM THE 
DEVELOPMENT AND PRODUCTION PROGRAMMES 
This section reports on a novel light emission phenomenon, two new 
aspects of transistor design that have emerged from the analysis of data 
from the development and production of PT014 transistors and an evaluation 
of a new transistor structure, the Gate Associated Transistor (GAT), for 
the PT014 application. 
2.6.1 The first production layout - an unusual phenomenon observed 
The first *1014 production layout incorporated features in the 
lateral depletion region of the collector, and a most unusual effect was 
observed which had not been reported before. Figure 2.11a (page 34) shows 
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I· -I 1,27 mm 
JURE 2.100 FIGURE 2.IOb 
~ PRODUCTION GEOMETRY OF THE 014 TRANSISlOR. THE B-METAL VARIANT HAD NO OVERLAP OVER 
~ A-METAL VARIANT HAD A FIELD PLATE OVER- THE COLLECTOR REGION AND SOME 'WALKOUT' 
;) OF 36 fLm AND PROVIDED STABLE COLLECTOR- INSTABILITY IN THE COLLECTOR-BASE BREAK-
jE AND COLLECTOR- EMITTER BREAKDOWN DOWN CHARACTERISTIC WAS NOTED. 
~RACTERISTICS. 
FIGURE 2.IOc 
THE C-METAL HAD A 58fLm OVERLAP OVER 
THE COLLECTOR REGION AND THE DEVICE HAD 
A VERY STABLE COLLECTOR-EMITTER BREAK-
DOWN CHARACTERISTIC. ON TESTING THE 
COLLECTOR-BASE BREAKDOWN CHARACTERISTIC 






THE FIRST LAYOUT OF THE *1014 DIE FOR THE 
PTO 14 TRANSISTOR. 
P-TYPE BASE DIFFUSIONS WERE INCLUDED UNDER THE DIE TYPE 
NUMBER AND THE AUGNMENT TARGET (BOTTOM CENTRE I 
ALUMINIUM WAS CONNECTED TO THESE FEATURES 
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CURVE I : I-V CURVE AT VOLTAGE LIMIT VI 
CURVE 2: I-V CURVE AT VOLTAGE LIMIT V2 
CURVE 3 : I-V CURVE AT VOLTAGE LIMIT V3 
CURVE 4 : PEAK CURRENT AFTER STABIU-




FIGURE 2 . lIb 
O~ ____ ~~ ____ ~~~ __ ~~~ ____ ~~ __ ~ 
o 300 
COLLECTOR -EMITTER VOLTAGE (VI 
REVERSIBLE INCREASE IN COLLECTOR - EMITTER LEAKAGE 
CURRENT AS A FUNCTION OF APPLIED VOLTAGE. 
~ REPEnnVE TRACES AFTER STABILIZATION ARE PRESENTED AND BASE CURRENT WAS ZERO 
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this first layout where, due to an oversight in checking, the registration 
marks and resolution targets were left in the N- collector region adjacent 
to the N+ equipotential ring. 
Measurements on breakdowns after the contact photo-engrave gave 
stable results, and gain characteristics were good. After metallization 
the devices exhibited a highly unstable but fully reversible increase in 
collector-emitter leakage above a threshold of 60 V. The leakage current 
increased roughly as the square of the applied voltage, and took approxi-
mately 0,5 s to settle. On removal of the voltage stress, the device 
recovered in a similar time. Figure 2.11b (page 34) shows the I CEO vs VCE 
characteristic observed after metallization, and indicates the voltage 
dependence. After observation of the electrical characteristic, Salama 
(Pers. comm. H) ascribed the effect to surface contamination. Subsequent 
observation of a stressed die in the dark showed the effect to be thermal 
in nature, with the formation of localized mesoplasmas between the P-diff-
usion in the collector region and the N+ equipotential ring. Figure 2.11c 
(page 36) shows this effect as observed. 
A probable explanation of the phenomenon was that the inclusion 
of the P-type diffusions near the equipotential ring formed a P-N-P-N-N+ 
layered diode which was triggered by external field effects only after 
metallization. The lighted areas were simply mesoplasmas of localized 
heating, and the long time constant associated with the effect was doubt-
less thermal in orlgln. That the trigger was due to external effects was 
confirmed by Rusu et al. 22 who used a gate electrode in the position of 
the field plate over a PN junction to induce a reversible breakdown 
voltage collapse. 
In a later publication, Gupta et al. 23 induced visible luminescence 
in a double-diffused PN junction under reverse bias, and a similar light-
emission phenomenon has been observed in the channel region of a silicon 
MOSFET by Tam et al. 24 
Removal of the P-diffusions from the lateral collector depletion 
region in the final layout of the *1014 die resulted in devices with highly 
















N - COLLECTOR 
1. N + EQUIPOTENTIAL RING 
2 . P - DIFFUSION UNDER NUMBER 
II ALUMINIUM ~ OXIDE 
FIGURE 2.11 c LIGHT EMISSION FROM A *IOI4A 
TRANSISTOR AT AN APPLIED COLLECTOR-EMITTER VOLTAGE OF 
250 V IS CLEARLY VISIBLE ABOVE THE P-DIFFUSED AND ~TALUZ 
'014' ; ( A double exposure was made to show both transistor features 
and Ii~ht emission) . 
NO DIFFUSION IS UNDER THE 'A' AND NO LIGHT EMISSION IS VISIBLE. 
THE SECTIONAL DRAWING SHOWS THE LOCATION OF THE DIFFUSIONS 
AND METALLIZATION IN THE TRANSISTOR. A AND B COINCIDE ON 
THE PHOTOGRAPH AND DRAWING . THE MEAN FIELD BETWEEN 
A AND B WAS 30 kV I em FOR THE PHOTOGRAPH . 
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2.6.2 A new correction factor for collector resistance and 
a new rule for minimum interdigitated finger spacing 
Sound reasons for not using an interdigitated structure for the 
PT014 have been given. Nevertheless, for applications where the emitter 
current density is sufficiently high to merit use of this structure, the 
following considerations on minimum finger spacing in high-voltage devices 
are important. 
Although in general acceptable, the rule given by Ghandi19 for 
the maximum spacing between emitter fingers, viz that this spacing should be 
about 14 times the base width, was found to be impractical in the technology 
used for the PT014, which had a base width of about 2 micrometres. In add-
ition, it was quite clear that i n these high-voltage devices the collector 
resistance, Rc' played a cardinal role in performance at high currents, and 
that this figure should be minimized in an interdigitated structure. A new 
correction factor for RC was therefore developed and then applied to inter-
digitated structures. 
In Figures 2.12a and 2. 12b (page 38), reproduced from Ghandi25 , the 
limiting conditions are shown when compensating for collector parasitic 
resistance due to current spreading. For thin epitaxial layers the active 
device area is simply taken as the area of the emitter, and for a non-
epitaxial device with a collector width of some 200 pm, the active area 
used in calculating collector resistance is given as 
= . . . . . . . . . . . . . •. 2. 6A 
where 
Aeff is the effective collector area used to calculate RC; 
AE is the area of the emitter; and 
AC is the total area of the collector region. 
With the TR2A, TR2B and TR2C geometries it was clear that neither 
set of conditions was accurate in attempting to calculate the collector 
resistance, RC' and an intermediate approach was required. 
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GHANDI'S APPROACH TO COLLECTOR AREA CORRECTION TO CALCULATE COLLECTOR 
~ 
c:~~~=:rl:::! 2 m 
COLLECTOR AREA - Ac 
~E __ =_E_M_I_TT_E_R ________ ~J~200~m :  .'SE 
FIGURE 2.120 THIN EPITAXIAL 
COLLECTOR 
Aeff = EFFECTIVE AREA 
: A E (EMITTER AREA) 
: A C (COLLECTOR AREA) 
I ... 
COLLECTOR AREA - Ac 
FIGURE 2.12b WIDE COLLECTOR 
Aeff = EFFECTIVE AREA 
= (ACT AE) /2 
PROPOSED GENERAL APPROACH TO CALCULATE EFFECTIVE COLLECTOR AREA 
NT 
SUBSTRATE 
tepi = EPITAXIAL LAYER THICKNESS BELOW EM ITTER - BASE JUNCTION 
L E = EMITTER PERIPHERY = 2 (x + y) 
AE = EMITTER AREA = x. y 
Aeff = EFFECTIVE COLLECTOR AREA = AE +( LE x tepi /2 ) 
FIGURE 2.12c PROPOSED AREA CORRECTION TO CALCULATE Rc 
A new approximation was proposed, shown in Figure 2.12c (page 38), 
and a good correlation obtained between emitter geometries and measured 
collector resistance. In this proposal, an emitter periphery correction 
related to the epitaxial layer thickness is used, as follows : 
• • • • • • • • • • • • •• 2.6 B 
where 
LE is the length of the emitter periphery; 
t . is the epitaxial l ayer thickness. 
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Comparison of measured and predicted results on one sample each 
of TR2A, TR2B and TR2C devices from the same wafer, with the specified 
epitaxial layer, gave the results presented in Table 2C. (For the purposes 
of Ghandi's correction for a thick collector region, the whole collector 
area of the test transistors was taken, as bounded by the equipotential 
ring. ) 
Table 2C Comparison of measured and predicted values of RC 
Measured RC Predicted RC Ghandi's RC Author's RC 
(no correction) correction correction 
Device 
RC RC AE RC AE RC AE 
(ohms) (ohms) (mm2) (ohms) (mm2) (ohms) (mm2) 
TR2A 55,6 62,9 ° ,244 28,3 0,542 54,1 0,284 
TR2B 28,4 37,1 0,414 20,6 0,747 23,3 0,658 
TR2C 16,5 25,1 0,611 15,9 0,965 16,9 ° ,904 
Quite clearly the new correction using equation 2.6B (page 39) 
was the most accurate. With Ghandi's correction for a wide collector, 
the result for the TR2A was about half the measured value and for the 
TR2B and TR2C the values were still low. A most important feature of 
the correction in equation 2.6B was that predicted results were accurate 
when vastly differing emitter layouts were used. 
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The following deductions were made. 
(a) Equation 2.6B indicates that if the emitter stripe separation 
of an interdigitated transistor is less than the epitaxial layer 
thickness, the collector resistance is not affected. Larger 
separations will give increased values of RC. 
(b) For lower-voltage epitaxial devices , reduced emitter stripe clear-
ances should also, if possible, be related to the base width of 
the process used, as recommended by Ghandi19 • In more than 
fifty different commercial medium-power devices of both epitaxial 
and non-epitaxial structure that were inspected, neither this rule 
nor one similar to that in (a) had been applied. It would appear 
to be true to say that finger spacing has not been a vital 
consideration in the design of commercial medium-power devices. 
Using modern photolithographic equipment with automatic alignment 
features and careful wet etching, minimum finger spacing could be 
reduced to about 20 pm without prejudicing yields significantly. 
In terms of the correction in (a), this would cover devices with 
collector-emitter breakdowns down to about 50 v. 
(c) When designing a transistor for optimum device performance, the 
collector current range should be chosen with care. For analogue 
devices requiring operation over a wide range of injection levels, 
the all-too-common use of an interdigitated structure is question-
able. For a switching device requiring optimum gain at high 
injection levels, the emitter stripe spacing must be considered 
critically on the basis of a knowledge of both the epitaxial layer 
thickness and the base width. 
2.6.3 Generalized data for the specification of epitaxial layers 
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The derivation of the PT014 epitaxial layer specification was guided 
by the limited data available and subsequent experimental verification. In 
view of the lack of generalized curves from which an epitaxial layer could be 
readily and reliably specified, data from the work in this chapter, including 
the GAT experiments, were combined with existing data on breakdowns generated 
in the parallel low-voltage IC and transistor processes. The results which 
follow may be used for specifying an epitaxial layer for double-diffused 
transistors, or planar bipolar integrated circuits over a range of collector-
emitter breakdowns from 2 to 800 V. The curves in this section corroborate 
data that were derived from experimentally determined ionization rates as 
presented by Roulston and nepey26. Poorer agreement was found with their 
curves drawn from a theoretical investigation of ionization rates. 
Figure 2.13 (page 42) shows BVCEO and the depletion width, Wn , at 
the avalanche breakdown field as a function of epitaxial layer resistivity. 
In order to specify an epitaxial layer the following procedure is used. 
(a) Normalize the gain. 
Note the target values of hFE and BVCEO ' with insets on either 
parameter to ensure good yield; then, using equation 2.5A (page 20), 
normalize BVCEO to a gain of 100, using a value of n = 5 for devices 
with breakdowns in excess of 50 V. For breakdowns below 50 V use 
n = 4,5. 
(b) Choose the collector structure . 
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Figure 2.14 (page 43) shows the ratio between the collector resistance 
of a transistor designed with a full depletion width (W
n
) collector 
and one designed with a one-quarter depletion width (W
n
/4) punch-
through collector, as a function of BVCEO • If collector resistance 
is to be minimized, or if BVCEO values of greater than 100 V are 
desired, a punchthrough collector is advisable. (Another reason why 
a punchthrough collector is useful in such cases is that it controls 
BVCBO accurately.) 
(c) Take epitaxial layer description from Figure 2.13 (page 42). 
For the non-punch through collector read the epitaxial layer resist-
ivity from line A. The epitaxial layer thickness Wn for that 
resistivity is given by line C. 
For the punchthrough case the resistivity is obtained from line B 
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FIGURE 2.13 CURVE OF COLLECTOR - EMITTER BREAKDOWN VOLTAGE 
AND DEPLETION WIDTH vs EPITAXIAL LAYER RESISTIVITY 






















COLLECTOR - EMITTER BREAKDOWN, BVCEO (V) 
FIGURE 2.14 INCREASE IN COLLECTOR RESISTANCE OF A 
TRANSISTOR WITH A FULL DEPLETION WIDTH COLLECTOR, WD, 
RELATIVE TO A TRANSISTOR WITH A QUARTER DEPLETION 
WIDTH, WO/4, PUNCHTHROUGH COLLECTOR AS A FUNCTION OF 
COLLECTOR - EMITTER BREAKDOWN VOLTAGE. THIS CURVE 
WAS DERIVED DIRECTLY FROM CURVES a, bAND c ON 
FIGURE 2.13 AND IS FOR TRANSISTORS WITH hFE~IOO 
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2.6.4 
drop in BVCEO increases rapidly if layers of thickness less than 
WD/4 are used, as the value of n does not change significantly, 
and it is difficult to achieve higher resistivities in epitaxy.) 
The gate associated transistor (GAT) 
In Section 2.5 it was noted that for the purpose of the high-
temperature surge test, the TR2A geometry which was only 1 mm square was 
adequate. In production a 1,27 mm x 1,27 mm device (i.e. 61 per cent 
greater in overall area) was used to ensure a low collector resistance, 
RC' and hence a good yield on the knee voltage, VCEK• 
The gate associated transistor (GAT), first described by Kondo 
et al. 27 , apparently offered a means of increasing BVCEO relative to 
BVCBO without prejudicing any other parameters. This being the case, 
it appeared that an epitaxial layer with a lower resistivity and thickness 
than the one in use for the PT014 might be used with a GAT structure with 
typical BVCEO values of > 250 V being maintained. This would make 
possible a significant reduction in area and hence cost of the PT014, 
without increased collector resistance. 
Experiments were carried out that were aimed at testing the design 
rules given for the GAT and to establish possible drawbacks in the use of 
the structure. 
Figures 2.15a and 2.15b (page 45) show sections of a GAT and static 
induction transistor (SIT), described by Nishizawa28 • The GAT is a standard 
transistor with an additional deep P-diffusion. In common with the SIT this 
forms the gate of a vertical symmetry field effect transistor. In the GAT, 
at high values of collector-base voltage, the standard base region is 
shielded by extended depletion around the deep P-diffusions, and the base 
width is effectively increased. The author had already investigated the SIT 
in available bipolar technology (Smithies29 ) and appreciated that seemingly 
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FIGURE 2.16 THE ADDITION OF A SINGLE DEEP P+ 
DIFFUSION TO THE STANDARD *1014 GEOMETRY TRANSISTOR 
TO FORM A GATE ASSOCIATED TRANSISTOR (G AT). VALUES 
FOR S OF 20,28 AND 38 p'm WERE USED. (N. B. TH E 
JUNCTION DEPTHS SHOWN DO NOT CORRESPOND WITH 
THOSE USED FOR THE P TOl4 TRANSISTOR) 
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Figure 2.16 (page 45) shows a section of the experimental structure 
adopted by the author as applied to the standard PT014 geometry. The fact 
that an unbroken emitter diffusion was used is not important, as the effective 
base width of the parasitic NPN transistors formed by the deep P-diffusions 
was about 6 pm, sufficiently great to ensure that their gains would be low 
enough not significantly to influence BVCEO of the GAT devices. Spacings 
between the deep P-diffusion stripes of 20, 28 and 38 pm were used in 
three separate adjacent devices as shown in Figure 2.17 (page 47). The fourth 
device, without the deep P-diffusion, was used as a standard reference trans-
istor. In the process used, the shallow P-diffusion was about 3;m and the 
deep P-diffusion about 8;un, giving a channel length L of some 5 pm. 
Kondo and Yukimoto30 indicate that the increase in BVCEO should 
follow the relationship 
[BVCEO]GAT = [1 + exp(rr x LIS)] x [BVCEO]BIP 
= K' x [BVCEO]BIP 
where 
. . . . . . . . . . . . .. 2. 6C 
[BVCEO]GAT is the collector-emitter breakdown of the GAT; 
[BVCEO]BIP is the collector-emitter breakdown of the 




is the channel length; 
is the separation of the deep P-diffusions; 
is termed the breakdown voltage incremental factor. 
In these devices the anticipated increases in BV
CEO 
were 
Type DP38 K' = 1,51 
DP28 K' = 1,75 
DP20 K' = 2,19. 
To cover as broad a base as possible, tests were carried out 
simultaneously on plain silicon substrates of resistivity 1 ohm.em and 
10 ohm.cm as well as some of the standard epitaxial substrates for the 
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STANDARD *IOI4A 
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FIGURE 2. 17 TRANSISTORS USED I N THE GATE 
ASSOCIATED TRANSISTOR ( GAT) EXPERIMENTS. 
AN ADDITIONAL DEEP P DIFFUSION MASK FOR THE GATE ELECTRODES 
WAS ADDED TO THE STANDARD FOUR-MASK SET FOR THE ~VOI4A . 
ONE STANDARD TRANSISTOR WAS RETAINED FOR CONTROL PURPOSES, 
AND THREE DIFFERENT G AT DEVICES WITH DIFFERENT GATE 
SPACINGS WERE INCLUDED. THE SPACINGS, S, WERE : 
DP38 S = 38).1om 
DP28 S = 28}Lm 
DP20 S = 20,um . 
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PT014 transistors. Both <111> and <100> orientations were used for the 
10 ohm.cm material and in all other cases the orientation was <111>. 
2.6.4.3 Experimental results --------------------
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The results, obtained from automatic test data summarized in Appendix 
2.5 (page 234), are presented in a reduced form in Table 2D (page 49). In 
all cases the GAT structures exhibited decreased gain, owing to some degree 
of overlap of the deep P-gates, the result of lateral diffusion. As a basis 
of comparison, the mean K'-values and the associated n-values are given from 
equation 2.5A (page 20), relating BVCBO ' hFE and BVCEO ' These values may 
be compared with the predicted K'- and n-values presented in the first row, 
labelled 'Predicted Results' in Table 2D (page 49). 
2.6.4.4 Discussion of results 
The results clearly indicate the following. 
(a) The GAT structure did yield a worth-while increase in BVCEO relative 
to a standard transistor. The maximum value recorded of K', the 
incremental factor, was 1,46 which represented an increase in BVCEO 
of 46 per cent; however other values of K' were generally nearer 
to 1 ,2 indicting a 20 per cent increase in breakdown. 
(b) In all cases, values of K' were lower than those predicted by Kondo 
et al. 30 For the devices evaluated in this exercise, K' was thus 
not given accurately by the simple geometrical relationship of 
equation 2.6C (page 46). 
(c) In the cases observed, K' was a function of substrate resistivity 
and orientation. On the lower-resistivity substrates the value of 
K' increased more consistently with decreased stripe spacing. The 
wafers with <100> orientation showed very little difference in K' 
for different spacings, and increases of less than 20 per cent in 
breakdown were obtained. 
(d) With reduced values of spacing, S, K' actually decreased in two 
cases, and in other cases remained virtually constant. 
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Table 2D A comparison of GATs and standard bipolar transistors 
Substrate Standard */014 DP38 DP28 DP20 
no. (ohm. em) orient. K' n K,(1) n(2) K' n K' n 
Predicted Results~ 1 5 1,51 9,05 1,75 12,7 2,19 18,3 - -- -- -- -- -- -- --
3 1 <111) 1 4,69 1,09 5,13 1,24 6,13 1 ,31 7,45 
6 1 <111> 1 4,12 1,07 4,44 1 ,28 5,89 1 ,31 6,66 
2H 10 <111) 1 5,85 1 ,23 8,19 1 ,21 8,18 1 ,16 7,85 
3H 10 <111) 1 5,35 1 ,46 8,12 1,44 8,83 1,30 8,32 -
4H 10 < 111> 1 5,04 1,22 6,92 1,33 8,73 1,32 9,35 
14H 10 <111) 1 5,14 1 ,16 6,86 1 ,18 7,35 1 ,17 7,51 
2T 10 <100) 1 5,52 1 ,11 7,01 1 ,12 7,34 1 ,12 7,62 
3T 10 <100) 1 5,40 1 ,21 7,82 1,23 8,56 1,27 10,2 
5T 10 <100) 1 5,92 1 ,14 9,03 1 ,19 11 ,3 1 ,19 12,8 
3E(3) 40 < 111) 1 5,57 1 ,26 7,23 1,25 7,63 1 ,18 7,50 
I 
Notes relating to Table 2D 
The K'-values for the GAT devices have been normalized and relate to . 
a standard transistor of the same gain as the measured GAT. 
2 In computing the n-values for the GAT transistors in the first row, 
it was assumed that n for a standard device was 5. 
3 Epitaxial wafer as used for PT014. 
2.6.4.5 Observations on other results obtained --------------------------------------
Device gain was very difficult to control as it was additionally 
dependent on 
(a) consistency of the critical spacing between deep P-diffusions, 
which required particularly tight process control over photo-
lithography; and 
(b) the deposition resistivity and diffusion depth control of the 
deep P-region. 
The inclusion of the deep P-diffusion had little effect on the 
measured values of collector resistance of the devices on epitaxial 
substrates, so an overall reduction in device area of about 10 to 20 
per cent would have been possible. 
In comparison with the PT014, a device that more than adequately 
met the electrical design objectives and was produced at an acceptable 
cost, the marginal improvements offered by the GAT were quite offset by 
a number of negative factors, as follows. 
(a) Design data were both inadequate and inaccurate in the cases 
investigated, implying that a considerable additional development 
effort was required. 
(b) Control of gain was dependent on the additional variables listed 
above, where the difficulty of instituting suitable process 
controls was considerable. 
(c) The cost of instituting an additional masking step would offset 
the anticipated advantage of a 20 per cent decrease in the active 
area of the device. 
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Nevertheless, the foregoing experiments have shown that, in principle, 
the GAT operates as originally described, and thus other benefits claimed for 
the structure could be of importance in different applications. If, for 
example, devices with the combined properties of high breakdown voltage, 
fast switching speeds and minimum collector resistance were required, 
further development of the GAT should be worth while. 
2.7 CONCLUSION 
In this chapter the proved design methodology has been documented 
for a highly specialized high-voltage surge-resistant planar transistor, 
developed for use in the Protea telephone. The aim of the project was 
achieved with outstanding success, and almost 1,5 million PT014 transistors 
have been produced for the application. 
What is even more important, however, is that the investigations 
have yielded a number of new valuable findings relevant to transistor 
design. These are listed below. 
(a) The punchthrough collector design provides a method of achieving 
stable breakdowns controlled only by a geometrical factor without 
recourse to complex junction termination procedures. 
(b) Interdigitated emitter structures should not be resorted to auto-
matically, but should be considered only if high-injection levels 
are anticipated. With simple emitter structures the gain remains 
virtually constant over a wider range of collector currents; and 
higher yields on emitter-base leakage current may be obtained. 
(0) Note was taken of a previously unobserved reversible leakage 
phenomenon, and a light emission phenomenon associated with the 
former, these being the result of the inclusion of small P-diff-
used areas in the lateral collector depletion region. This 
depletion region must be clear to the equipotential ring if no 
P-guard rings for field distribution are included. 
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(d) It was proposed that by means of equation 2.6B (page 37) a peripheral 
correction should be made to the emitter area when calculating the 
corrected collector resistance of a transistor, this correction 
factor being found to be more accurate than existing ones used 
to compensate for parasitic collector resistance. As the proposed 
factor is a peripheral correction it is of application to virtually 
any emitter geometry and any thickness of silicon below the emitter-
base junction. 
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(e) It was found that the finger spacing on most commercial high-voltage, 
medium-power devices is too large, and the effective active area is 
reduced, resulting in increased collector resistance. The spacing 
between the emitter fingers should be less than the minimum epitaxial 
layer thickness. (This may be deduced from Figure 2.12c on page 38.) 
(f) Useful design curves for a very wide range of epitaxial layers were 
obtained. With these curves it becomes a simple matter for a des-
igner to derive a specification for an epitaxial layer thickness 
and resistivity once the required transistor gain and collector-
emitter breakdown voltage are known 
(g) The gate associated transistor has been shown to provide a useful 
increase in BV CEO over that anticipated from a standard trans-
istor structure. Design data for the GAT are inadequate and the 
design equations were not accurate within the limits used in the 
experiments. 
The area where questions may arise concerning the design of the PT014 
is in the target values of breakdown voltage and gain that were used in 
Sections 2.5.1.2 and 2.5.1.3 for the epitaxial layer specification. Whilst 
for practical purposes the generous allowances that were made have proved 
to be more than adequate during the production phase, a sounder basis for 
judging such target values is desirable. In Chapter 4 of this thesis, where 
numerical analysis techniques are described that were developed to model 
saturation in high-voltage transistors, the computer programs developed 
are directly applicable to the determination of epitaxial layer specification 
limits from worst-case transistor parameters. 
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PLATE 2 THE LOREA AND DISA PUSH-BUTTON DIAL TELEPHONES 
AND THE PT018 INTEGRATED DARLINGTON TRANSISTOR DIE 
The Lorea and Disa impulse push-button dial telephones for loop 
disconnect dialling, and the die of the PT018 high-voltage high-
gain integrated Darlington transistor that was developed for use 
in the dial circuits of both of these telephones. 
(Die size is 1,4 x 1,4 mm) 
CHAPTER 3 
HIGH-VOLTAGE DARLINGTON TRANSISTOR TYPE PT018 FOR THE IMPULSE 
PUSH-BUTTON DIAL TELEPHONE 
3.1 SUMMARY OF CHAPTER 
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Details are given of an unprecedented success in South African micro-
electronics. A high-voltage integrated Darlington transistor was developed 
incorporating several unique features, to meet the electrical requirements 
of an electronic impulse push-button dial telephone that had been designed 
for use in the national telephone network. 
This undertaking was handled in a manner unique in the local -context. 
For very sound reasons the approach avoided was that of making an integrated 
equivalent of the two discrete transistors used during dial development, 
which transistors had parameters not necessarily related to the application. 
The new device was developed to meet an electrical specification that was 
drawn up to satisfy the combined requirements of the dial circuit and tele-
phone system. This novel approach resulted in a highly cost-effective design 
that was better suited to the dial application than the two discrete trans-
istors used originally. 
Another advantage of this initiative taken in developing an integ-
rated device, only marginally larger t han anyone of the two discrete 
transistors was that it obviated the necessi ty of demanding from the NEERI 
IC Facility that an unr6alistically large volume of devices should be prod-
uced. This facility had the planar high-vol tage transistor process developed 
for the PT014, and although the devices tha t could be manufactured by means 
of this process differed in a number of respects from the transistors used 
during the development of the dial, the process proved to be well suited to 
the production of integrated Darlington transistors for the application. 
A further advantage was that the thorough investigations undertaken 
also highlighted the key failure mechanisms likely to be encountered in 
service. As a result it was possible to design a device immune to external 
breakdown, one of the major failure modes of high-voltage transistors 
subjected to the surge conditions commonly occurring in the field. 
A number of aspects of this work, mentioned below, led to consider-
ations regarded as important contributions to the art of designing high-
voltage Darlington transistors. 
(a) Optimization of the active area of the device 
For economic reasons it was vital to minimize the active area of 
the transistor without reducing the combined yield on low-voltage 
gain at the upper current limits and the high breakdown voltages 
that were essential to the application. Here the methods used 
were particularly successful. 
(b) Partitioning of the active areas of the driver and output stage 
In integrated Darlingtons the transistor industry traditionally 
allows for area ratios of the output stage to the driver stage 
that are as high as twenty-five to one. For the operating con-
ditions in this design it was found that, when quasi-saturation 
conditions were taken into account, optimum saturation performance 
was obtained with an area ratio of only six to one. 
(c) Development of the 'Inverted Metallization' (1M) structure 
Critical evaluation of external breakdown phenomena in high-
voltage transistors showed that this was an aspect that had been 
given too little attention by transistor designers. The findings 
led to the development of a revised transistor layout technique 
with an 'Inverted Metallization' (1M) structure where the emitter 
metal rather than the base metal was used to surround the whole 
device and act as a combined field plate and external electro-
static guard ring. Devices made using this layout technique have 
shown both remarkably stable and extremely low leakage currents 
at reverse-bias voltages of several hundred volts. 
(d) A unique clamp circuit 
A futher development was the incorporation into the Darlington 
transistor of a novel clamp circuit to equalize the values of 
BVCEO ' BVCBO and BVCBS • This innovation made it possible to 
reduce the chip area significantly by reducing the clearances 
required to prevent external breakdown phenomena. 
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(e) Device quality specification 
The author was intimately involved when a comprehensive Quality 
Assurance specification was drawn up for the integrated Darlington 
transistor, this being the first such specification ever drawn up 
for a locally designed and developed semiconductor component. 
3.2 PROJECT PROPOSAL FOR THE USE OF A HIGH-VOLTAGE INTEGRATED 
DARLINGTON TRANSISTOR IN THE IMPULSE PUSH-BUTTON DIAL TELEPHONE 
On the instructions of the South African Department of Posts and 
Telecommunications, an impulse push-button dial (IPB) telephone for loop 
disconnect dialling had been developed by a local commercial company for 
use in the South African telephone system. 
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Figure 3.1 (page 57) shows a simplified diagram of the telephone. The 
transistors TR1 and TR2 as well as TR3 and TR4 are connected in Darlington 
configuration and form buffers for the CMOS dial circuit. Initially the 
CSIR was requested to investigate the feasibility of diffusing high-voltage, 
medium-power transistors equivalent to the type 2N3439 devices that were used 
during dial development. As the PT014 transistor development and production 
programmes had been extremely successful the author, who had steered these, 
was appointed to head this project. As will be seen below, the development 
of an integrated Darlington transistor to take the place of both of the 
discrete transistor pairs was finally agreed to and became the subject of 
the development programme undertaken. 
3.3 REASONS FOR DEVELOPING THE PT018 INTEGRATED DARLINGTON TRANSISTOR 
3.3.1 Defining the target parameters of the buffer stages 
A careful analysis of the project proposal revealed that it was 
unrealistic to attempt to employ the CSIR planar epitaXial process to make 
a direct equivalent of the transistor type 2N3439, a device that was made 
in Mesa technology. Further, the 2N3439 type had been used in the dial 
only because it was a readily available commercial device that seemed to 
perform the function satisfactorily, but was one that had never been field-
proved, hence the actual circuit requirements still had to be accurately 
defined and a detailed specification drawn up for the Darlington buffer 
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FIGURE 3.1 SIMPLIFIED LOREA IPB DIAL TELEPHONE IN THE OFF-
HOOK CONDITION SHOWING THE O.N . AND IMPULSING DARLINGTON 
PAIRS AND THE BASIC SURGE PROTECTION CIRCUITRY CONSISTING 
OF A GAS A R RESTER, INDUCTOR AND SURGE DIODES. 
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The author proposed that the following essential activies be 
undertaken. 
(a) The telephone manufacturer should carry out in-circuit measurements 
on the buffer stages, regarding each stage as a three-terminal 
device, at the limiting conditions of operation of the telephone. 
The results would establish the essential saturation limits and 
gain minima required for each buffer stage. 
(b) Impulse voltages across the buffer stages, encountered during 
dialling and under surge conditions, should be recorded to establish 
the minimum breakdown voltages required. 
(c) Data pertinent to the limiting operating currents of both the 
telephone and exchange should be made available to enable maximum 
leakage currents for the Darlington pairs to be established. 
Appendix 3.1 (page 235) records the data supplied by the telephone 
manufacturer. Whilst the information regarding (a) above was exhaustive and 
partially complete regarding point (b), the data mentioned in (c) was not 
supplied. After receipt of this document the aim was to provide a device to 
meet the electrical requirements both economically and in a form that could 
be produced in suitable volumes by the NEERI Ie Facility. The various steps 
taken towards this goal are described below. 
3.3.2 Evaluation of the PT014 in the buffer application 
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To verify that the planar process in use for the PT014 would be 
suitable for the production of a high-voltage buffer, PT014 devices, which 
by coincidence had the same approximate area as the 2N3439 but a rather 
lower breakdown voltage, were evaluated for application in the buffer stages. 
From the data supplied in Appendix 3.1 (page 235), a skeleton speci-
fication was drawn up, covering the most important electrical requirements 
for a discrete transistor for use in a Darlington configuration in the buffer 
stages of the the dial. This specification is reproduced in Appendix 3.2 
(page 237). Four specially selected PT014 transistors with limiting values 
of lower and upper gains, in terms of the TR2 - Issue 3 specification, were 
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connected as Darlington pairs and measurements were made to evaluate con-
formance with the skeleton specification. The results presented in Figure 
3.2a and 3.2b (page 60) clearly show that the PT014 met the gain requirements 
admirably. It should also be noted that the gain performance of a sample 
pair of 2N3439 devices supplied by the telephone manufacturer was not as 
good, and that these devices could not satisfy one of the fault conditions 
specified. 
Tests carried out in the telephone showed that pairs of uprated 
PT014 transistors, specially processed to meet the higher breakdown 
requirements of the skeleton specification reliably, performed in exem-
plary fashion. No failures occurred when the telephone was subjected to 
the 4 kV surge test of 1,2 microsecond risetime and 50 microsecond duration 
that had been specified for lightning simulation. Under these surge 
conditions the 475 V gas arrester in the plug of the telephone always 
struck in just over 1 ps, and devices with a BVCEO > 300 V were found to 
be adequate, as additional protection was afforded by the 250 V surge 
diodes on the dial printed circuit board (Holmes, pers. comm.#). 
3.3.3 Proposal for the integrated Darlington transistor 
An uprated PT014 could not be produced in sufficient volume at the 
CSIR, nor could the cost target be met. For these reasons, and also because 
it offered the advantages listed below, an integrated high-voltage Darlington 
transistor was proposed. 
(a) The Darlington would meet the required electrical performance with 
a die that would be only some 20 per cent larger than a discrete 
device. 
(b) The overall cost of components in the telephone would be reduced 
since only one instead of two transistor packages would be employed, 
the increased die cost being more than offset by the use of one 
package. 
(c) The component inventory for both the manufacturer and the Post 
#R Holmes (1980) Telephone Manufacturers of South Africa (Pty) Ltd, POBox 
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Figure 3 .2 b 
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Office Service Department would be reduced, also the parts count 
on the dial boards; this would automatically improve the relia-
bility of the telephone. 
(d) Electrical tests at all stages of manufacture would be both simpli-
fied and reduced. 
(e) The NEERI IC Facility could meet the production demanded. 
All parties agreed that an integrated device should be developed, 
and finally it may be observed that the fact that the device was unique and 
that no similar high-voltage device existed obviated the need, when the 
specification was drawn up, to consider extraneous factors that would be 
irrelevant for this specific purpose. 
3.4 THE ELECTRICAL SPECIFICATION FOR THE PT018 INTEGRATED DARLINGTON 
TRANSISTOR 
Table 3A on page 62 gives the final electrical specification for 
the PT018 Darlington drawn up by the author and accepted by all parties. 
A short discussion of the origin of each set of test conditions listed in 
the specification follows the table, as does a consideration of temperature 
effects. 
3.4.1 A discussion of the specified tests in Table 3A 
Test 1 Functional tests 
Test 2 
The two tests for VBE(SAT) and VCE(SAT) included in Test 1 are 
termed 'functional tests' and are carried out at the beginning 
of an automatic test procedure simply to ensure that a device is 
actually being tested and that good electrical contact has been 
made. The test listing enabled either re-tests to be decided 
upon or test statistics to be corrected. 
The sustaining voltage - VCEO(SUS) 
The figure of 300 V was suggested by the telephone manufacturer (see 
Appendix 3.1 from page 235), presumably on the basis of measurements 
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Table 3A The primary electrical specification for an 
I °c integrated Darlington transistor at 25 + - 5 













VBE(SAT) IC = 100 mA 2 V 
VCE(SAT) IB = 1 mA 1 ,6 V 
VCEO(SUS) IC = 10 mA IB = 0 300 V 
Time < 250 ms 
BVCBO IC = 100 )lA IE = 0 300 V 
BVEBO IB = 20 )lA IC = 0 10 V 
I CEO VCE = 240 V IB = 0 500 )lA 
I CBS VCB = 240 V 100 )lA 
I CBO VCB = 240 V IE = 0 5 )lA 
lEBO VEB = 6 V IC = 0 1 )lA 
hFE ( 1) IC = 100 mA 800 -
VCE = 1,8 V 
hFE (2) Ic = 125 mA 1 800 -
VCE = 3 V 
(Test 2 continued) 
made. The author later found that this figure was questionable 
and thus an additional safety margin was built into the PT018. 
A test current of 10 mA was adopted, as this could easily be 
sustained by the device for periods of up to 1 s and as the 
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magnitude of the current was not really relevant to the appli-
cation, as leakage currents at 240 V were defined. At a later 
stage, as discussed in Section 3.9.3, it was found that the 
sustaining current of 10 mA did indeed highlight an assembly 
problem. 
Test 3 Collector base breakdown - BVCBO 
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A value of 300 V was indicated in Appendix 3.1 (page 235) and was 
agreed to, as there was no circuit requirement suggesting that the 
collector-base breakdown voltage should be higher than the collector-
emitter value. A test current of 100 pA was used, as this would 
help ensure 'hard' or low leakage junctions with a sharply defined 
breakdown characteristic. 
Test 4 Emitter-base breakdown voltage - BVEBO 
From Appendix 3.1 (page 235) a figure of 7 V was suggested. However, 
as the dial was fed via a bridge rectifier, there was no actual cir-
cuit requirement suggesting the necessity for a reverse breakdown 
specification. For a Darlington pair with no pull-down resistors 
between the emitter and base of the output stage, the emitter-base 
breakdown voltage is twice that of a discrete device. In the planar 
process that was used, the value of BVEBO of the PT014 type trans-
istor was typically about 9 V. A test figure of 10 V for the 
integrated Darlington was specified, so that the integrity of the 
emitter-base junctions of both stages could be checked. An assoc-
iated test current of 10pA was used, as this would ensure that 
only 'hard' junctions were accepted and as it was a current level 
that could be handled easily at the probe stage, if required. 
Test 5 Collector-emitter leakage current - I CEO 
In accordance with standard practice, measurement was made at 240 V, 
which is 80 per cent of the rated collector-emitter voltage. There 
was no apparent circuit requirement for an I CEO test, as the base 
of the driver was at emitter potential with the device off. In this 
condition only the leakage of the output stage would count. For 
device integrity, however, a test was introduced. The test limit 
was set by comparison with a Darlington transistor pair made from 
two discrete 2N3439 devices where hFE x I CEO could exceed 2 mA at 
240 V. The driver stage of the integrated Darlington was to be 
less than one quarter of the area of a 2N3439, hence an upper limit 
of I CEO = 500)lA was imposed as the amplified leakage current of 
the driver stage predominated. 
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Test 6 The collector-base (short) leakage current at 240 V - I CBS 
Test 7 
I CBS was an important parameter from the point of view of the dial, 
as this figure corresponded with the device being off but across the 
line in the Lorea telephone. It was important that the value of I CBS 
should be set sufficiently low to obviate interference with key func-
tions. To ensure this, the following had to be taken into account. 
Exchange operation: experiments conducted by the author showed 
that currents as high as 2 mA could be drawn from the exchange at 
the subscriber terminal and that such loading had no apparent 
effect on exchange operation. 
Telephone operation: high leakages could be tolerated here, but 
a subjective limit of a few hundred fA was indicated, as clicks 
during dialling became prominent with exchange back-E.M.F's that 
commonly reached 250 V. 
Line testing: lines were tested with a 250 V megger and it was 
important that these measurements should not be interfered with. 
Figure 3.3 (page 65) shows a simplified version of the dial 
circuit that was used in the Lorea and Disa telephones. The 1 
megohm resistor R2, which supplies the dial memory continuously, 
would pass about 240)lA at 240 V, hence a limit of 100 pA was 
agreed upon as being acceptably low. 
The permissible value of ICES is discussed fUrther under temperature 
effects. 
The collector-base (open) leakage current at 240 V - I 
CBO 
This parameter was not included in the dial ~equirements but was 
primarily used as a measure of the quality of the collector-base 
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junctions of both the driver and output stage in the PT018. As will 
be seen later, it also provided a measure for the collector-emitter 
leakage current of the clamp transistor used in the PT018. A limit 
of 5 fA at 240 V was agreed upon as being a value that would be 
readily applicable on the test gear and would be a useful screen on 
the device. 
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Test 8 The emitter-base leakage current - lEBO 
As was the case for the emitter-base breakdown voltage, there was 
no actual circuit requirement for a reverse leakage current test 
on the emitter-base junction. From experience, the author knew 
that leaky emitter-base junctions could be readily associated with 
gain crowding at low collector currents. For this reason a low 
limit of 1 pA was used. The test voltage of 6 V was used in 
agreement with the customer. 
Tests 9 and 10 Gains - hFE (1) and hFE (2) 
3.4.2 
These gain limits were derived directly from the short-line condition 
only, given in Appendix 3.1 (page 235) and have safety margins or 
'insets' included. 
The short-line condition alone was considered, as this placed the most 
stringent requirements on the buffers. From Figure 3.2 (page 60) it 
is clear that the telephone and exchange requirements only approached 
the gain limits of the device for this condition. A test, for use 
on a sample basis only, was proposed by the author to ensure the 
devices were suitable for long-line conditions. 
On the instructions of the telephone manufacturer, the line-earthed 
fault condition where collector currents could almost double was not 
considered, as this condition could only result in the device being 
pulled out of saturation and no cases of transistor failure had been 
observed under such conditions of increased thermal dissipation. 
Temperature dependence of leakage currents 
Leakage currents are highly temperature-dependent and were not over-
looked for the purposes of the specification. The maximum ambient temper-
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ature of the telephone was specified as 55 °C, and under these conditions 
the only critical leakage current, I CBS ' should not exceed a value that 
would interfere with either exchange or telephone operation. As this case 
would be exceptional it was not considered vital if the 250 V megger readings 
indicated high leakage. 
Figure 3.4 (page 68) shows I CBS as a function of temperature. A 
tenfold increase in ICBS was recorded for every twenty degrees Celsius 
increase in temperature, which was anticipated. 
Equation 1.288 from Burger and Donovan31 gives the leakage current 
of a reverse-biased diode as : 
I = reverse K1 x T3/2 x exp(-E 12kT) g 
where K1 is a device constant; 
E is the band-gap of silicon; g 
k is Boltzmann's constant; and 
T is the absolute temperature. 
For a reverse-biased PN junction this gives an approximately tenfold 
increase in leakage current for every 30 degrees increase in temperature. 
In this case the leakage current measured is primarily the leakage current 
appearing in the base circuit of the Darlington output stage. The gain of 
this transistor must thus be included in the leakage equation. As shown 
in equation 1_29031 , transistor gain has a significant positive temperature 
coefficient, thus the measured rate of increase of leakage current was 
realistic. 
Returning to the application in the telephone, it was expected that 
the leakage current in a worst-case device at 240 V could rise to a limit of 
about 3 mA per device at a temperature of 55 °c with the telephone on-hook, 
giving a total for the instrument, with two Darlington transistors, of some 
6 mAo This would give rise to an unsatisfactory reading on a megger test 
but would not interfere with telephone operation at an exchange voltage of 
50 V measurements made on a number of prototype PT018 devices showed 
that the ' leakage current would drop by a factor of about ten or more when 
the applied voltage was reduced from 240 to 50 V, giving an acceptable 
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FIGURE 3.4 Ices AS A FUNCTION OF TEMPERATURE FOR A 
PTOIS INTEGRATED DARLINGTON TRANSISTOR, TOGETHER WITH THE 
ESTIMATED LIMITING CONDITION. THE LEAKAGE CURRENTS ARE 
A STRONG FUNCTION OF TEMPERATURE AND REPRESENT THE LEA-
KAGE CURRENT OF THE CLAMP TRANSISTOR AMPLIFIED BY THE 
OUTPUT STAGE. 
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3.5 TEST VEHICLES USED IN THE DESIGN, DEVELOPMENT AND EVALUATION 
OF THE PT018 HIGH-VOLTAGE INTEGRATED DARLINGTON TRANSISTOR 
Before the design of the prototype Darlington devices is considered, 
some of the test structures included on the same photomasks are described. 
3.5.1 A discrete device 
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It was decided to include on the test wafer the *1014 transistor geo-
metry to act as a control transistor, as the device had been extremely well 
characterized and was capable of fulfilling the requirements of a discrete 
device for the Darlington stages. It was anticipated that with a modified 
epitaxial layer giving an increase in BVCEO from 250 V to 350 V, which was 
regarded as a good target value for the prototype Darlington transistors, 
the *1014 transistor would exhibit poorer, but adequate, saturation character-
istics. Breakdown stability was, however, the only difficulty with the *1014 
transistor layout. Unstable collector-base characteristics at reverse 
voltages of over 500 V had occasionally been noted with this die when tested 
in air, particularly at high relative humidi ty levels. (See Section 2.5.6, 
page 30.) These effects had not been observed on devices when tested either 
under a dry nitrogen blanket or after encapsulation in hermetic packages. 
As a result it was anticipated that with the increased values of BVCBO that 
were expected, instabilities might occur. No instability in BVCEO was 
anticipated at 350 V, however. 
3.5.2 A test structure for high-voltage requirements 
The */118T test structure shown in Figure 3.5a (page 70) was 
designed in order to evaluate : 
(a) oxide dielectric strengths available in the process; 
(b) lateral depletion requirements for the collector-base junction; and 
(c) clearances required between metallization and the scribe channel. 
This test structure confirmed that the dielectric properties of the 
process oxides were excellent, and in addition the isolated aluminium pads 
FIGURE 3.50 TEST STRUCTURE USE D 
ADJACENT TO PROTOTYPE DARLINGTON 
TRANSISTORS TO EVALUATE: 
9.: OXIDE DIELECTRIC STRENGTHS USING THE 
TWO RECTANGULAR PADS IN CENTRE OF 
~TTERN; 
b . LATERAL DEPLETION CLEARANCE. (CLEA-
RANCES OF 50, 75 AND 100 ,um WERE USED 
IN THE CIRCULAR DIODES AT THE BASE OF 
THE PATTERN); 
c. METAL TO SCRIBE CHANNEL CLEARANCE 
REQUIRED (ISOLATED PADS AT TOP OF PA-
TTERN WERE 50,100 AND 150}Jm FROM 
THE SCRIBE CHANNEL RESPECTIVELY). 
1,271mm 
FIGURE 3.5 b DROP-IN TEST STRUCTURE 
FOR PROCESS CONTROL. USED WITH PRO-
TOTYPE AND PRODUCTION DARLINGTONS. 
COMPONENTS: 
a. A 500 SQUARE EMITTER RESISTOR (TO~; 
b. A 20 SQUARE BASE RESISTOR (CENTRE); 
c. A 10 SQUARE PINCH RESISTOR (BOTTOM). 
ALL PARAMETERS SUCH AS GAIN AND 
BREAKDOWN VOLTAGES MAY BE MEASURED 
WITH THIS STRUCTURE . 
-...I 
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on the 1,3JWD thick field oxide yielded the following most significant find-
ing: External field strengths of 50 kV!cm could be sustained without any 
discharge on the two pads that were 50 and 100 pm from the bare N+ scribe 
channel. A field strength of only 40 kV!cm could be sustained on the pad 
that was 150 pm from the scribe channel, indicating that for collector-base 
breakdown voltages exceeding 500 V, lower critical field-strengths were 
applicable. 
A process-control test structure 
For the purposes of monitoring process uniformity and repeatability, 
a test structure, the *!014T, was included on the photomasks. Figure 3.5b 
(page 70) shows this device, which was merely a refined version of the test 
circuit that was used in the development of the PT014 (Figure 2.7d page 26). 
3.6 DESIGN CONSIDERATIONS FOR THE PROTOTYPE 
INTEGRATED DARLINGTON TRANSISTORS 
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3.6.1 External breakdown phenomena The inclusion of a clamp transistor to 
limit external fields and to reduce the total area of the Darlington 
In designing the integrated Darlington transistor it was essential 
to eliminate possible environmentally-dependent breakdown instabilities as 
experience had revealed susceptibility of the *!014 to instabilities in the 
BV CBO characteristic, described above, and a detailed field failure 
analysis study of TR2-type transistors from the Protea telephone carried out 
by the Dept of Posts and Telecommunications and reproduced in Appendix 3.3, 
(page 238) had shown that a number of transistors had failed owing to external 
breakdown phenomena. Figure 3.6 (page 72) shows a device that failed in ser-
vice as a result of external breakdown phenomena when the field between the 
N+ scribe channel and base metallization had become too great. 
In the case of many devices it happens iri practice that as the 
collector-emitter voltage is increased rapidly with the base circuit open, 
the collector-emitter voltage reaches a value approaching BV
CBO 
before the 
breakdown voltage suddenly collapses to the value of the lower collector-
emitter breakdown voltage. This effect is termed 'latchback', and devices 
1,27 mm 
FIGURE 3.6 A TEXAS INSTRUMENTS TRANSISTOR 
THAT FAILED IN SERVICE, IN A PROTEA TELEPHONE, 
DUE TO EXTERNAL BREAKDOWN BETWEEN THE SCRI-
BE CHANNEL (AT COLLECTOR POTENTIAL) AND 
THE BASE METALLIZATION. THE DEVICE SHOWED 
A LOW COLLECTOR - EMITTER IMPEDANCE. AFTER 
CLEANING IN A SOLVENT, THE DEVICE OPERATED 
AGAIN AND MET THE TR2 - ISSUE 3 SPECIFICA-
TION. 
(FAILED DEVICE SUPPLIED BY THE QUALITY 
ASSURANCE INSPECTORATE, DEPT. OF POSTS 
AND TELECOMMUNICATIONS, PVT BAG X 74 PRE-
TORIA 0001, SOUTH AFRICA) . 
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exhibiting this phenomenon are far more likely to suffer a destructive 
external collector-base discharge than devices in which the effect is 
minimal. Experience with the PT014 had shown that latchback effects were 
essentially absent in both the process and layout used. Nevertheless 
external breakdown between the collector and base was a phenomenon that 
had been frequently observed by the author on a large number of high-voltage, 
medium-power transistors. In the case of a working device similar to the 
failed transistor shown in Figure 3.6 (page 72), a reverse-bias stress of 
only 100 pA at 500V on the collector-base junction was sufficient to cause 
a collector-base short owing to external breakdown and tracking. (BVCBO 
for this device was over 650 V and the clearance from metal to scribe 
channel was about 80 pm. ) 
A subsequent investigation on 2N3439 devices from six different 
manufacturers showed that in five cases a small stress on the collector-
base junction was sufficient to either destroy or degrade the transistor. 
In no case could these junctions be stressed to more than a few mA before 
external breakdown took place, despite the fact that the 2N3439 had a rated 
VCEO(SUS) of 350 V at 50 mAl 
It was only well after this development work had been completed that 
useful publications appeared dealing with junction termination that included 
external conditions as well. A review by Baliga32 described the state of 
the art in 1982; edge effects on glass-passivated collector-base junctions 
were reported on by Savini et al. 33 , and more specific attention was given 
to planar junction termination by Yasuda and Yonezawa of Toshiba34 • 
The 1983 Toshiba 'Supreme Power Transistor' catalogue35 was the first trade 
publication encountered by the author in which were described commercially 
available products, both bipolar and MOS, that had been designed with due 
precautions for the elimination of external junction termination problems. 
None of the techniques described for junction termination was readily 
applicable to the NEERI high-voltage planar technology. 
3.6.1.1 Limiting external fields with a clamp transistor ------------------------------------------------
To reduce external fields, a clamp transistor was incorporated as 
shown in Figure 3.7 (page 74), and it had the effect of equalizing BVC 
EO' 
BVCBS and BVCBO to within the BVEBO value of the driver, T1. It had been 
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FIGURE 3.7 THE BASIC INTEGRATED DARLING-




THIS SCHEMATIC SHOWS THE CIRCUIT CONFIGURA-
TION OF THE INTEGRATED DARLINGTON TRANSIS-
TOR USED IN BOTH THE PROlOTYPE AND PRODUC-
TION DEVICES DESCRIBED IN THIS CHAPTER 
T I - THE DRIVER TRANS ISTOR 
T 2 - A CLAMP TRANSISTOR (TO EQUALIZE 
BVCEO BVCBO AN D BVCBS ) 
T 3 - THE OUTPUT TRANSISTOR 
NOTE: NO PULL- DOWN RESISTORS OR COLLEC-
TOR DIODES ARE INCLUDED . 
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found on the PT014 that external field strengths of 50 kV!cm could be 
tolerated with the transistor in dry nitrogen, a rather higher figure 
than the 43 kV!cm reported by Zoroglu and Clark21 • In the design of 
the prototype Darlington transistors, nominal clearances of about 100 pm 
between metallization and scribe channel were adopted, and it was later 
shown that values of BVCEO of up to 500 V with no instabilities could 
be achieved in air. 
The decision to include in the design a clamp transistor that 
could sink reverse currents greater than 10 mA for periods of 1 second 
or more, was obviously well justified as it had the effect of limiting 
external fields both simply and reliably. The high-voltage failure mode 
was no longer found to be external in any cases observed, and in the case 
of all surge test failures only t he output transistor was damaged. 
3.6.1.2 Effect of the clamp transistor on leakage currents --------------------------------------------------
Although it was clear that when measuring I CBO in the integrated 
Darlington transistor the I CEO value of the clamp transistor would pre-
dominate and that I CBS would be approximately hFE x ICEOCL' it was found 
in later production that at 240 V, values of I CBO and I CBS were typically 
in the low nA region or even less than 1 nA at room temperature. 
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Where junction temperatures greater than 100 °c are expected, use of 
such clamp devices without pull-down resistors must be considered carefully, 
as leakage currents across the collector-emitter terminals of the Darlington 
are a very strong function of temperature, as shown in Figure 3.8 (page 76). 
Junction temperatures in the region of 90 °c maximum were projected for the 
practical application of this device, and the reverse-bias accelerated-life 
testing was limited to 100 °c in order to prevent thermal runaway in the case 
of devices with leakage currents near the specified limits. 
3.6.1.4 The clamp device to reduce the total Darlington area ----------------------------------------------------
For the economic reason of having as many integrated devices per 
wafer as pOSSible, it was essential that the integrated device should not be 
FIGURE 3.S CO LLECTOR - EMITTER LEAKAGE CURRENT 
OF A PTOIS TRANSISTOR AS A FUNCTION 
OF CASE TEMPERATURE.THE STRONG TEM-
PERATURE-DEPENDENCE IS DUE TO THE LACK 
OF ANY PULL-DOWN RESISTORS IN THE BA-
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significan~ly larger than the *1014. The value of BVCEO was to be increased 
to 350 V, and using equation 2.5A (page 20), to relate gain and breakdowns, 
with n = 5 and a gain of 100 the projected value of BVCBO was almost 900 V. 
Here it was anticipated that the clearance from metal to scribe channel would 
have to have been increased from 100)lID to at least 180 pm if the clamp 
transistor were left out. On a die of dimension 1,27 x 1,27 mm this would 
have resulted in a loss of active area of 0,4 mm2 - a large portion of the 
die indeed. 
2 The clamp transistor used had a base area of less than 0,05 mm , and 
when the lateral depletion regions of 96 )lm were included, the total area 
2 used for the clamp structure was about 0,14 mm. A net saving of over 
0,25 mm2 of usable silicon was thus realized. 
3.6.2 A further measure to provide a greater usable silicon area 
The use of a modified scribe margin layout yielded more usable silicon 
active area. In the *1014 transistor layout, the scribe margin consisted of 
a 52ym N+ diffusion surrounding the device that consumed about 0,25 mm2 of 
potentially usable silicon area. This layout was on the traditional lines 
used for integrated circuits, with all the data normally required for reso-
lution targets and alignment and issue marks incorporated into the surrounding 
scribe margin. In the prototype Darlington transistors all these features 
were included in one 68)UID strip along the base of the device. On the other 
three sides of the device, the scribe margin was reduced to 16 pm. A total 
of 0,16 mm2 of usable silicon area was saved in this way. 
3.6.3 Isolation of the Darlington stages 
In an integrated Darlington transistor the base regions of the driver 
and the output transistor form a parasitic lateral PNP device with the N 
epitaxial layer forming the base. This parasitic device is shown in Figure 
3.9 (page 78). Elaborate precautions are commonly taken to minimize the 
effect of this parasitic element, which could become active when the Darling-
ton approaches saturation or is reverse-biased, and such measures include : 
(a) the separation of the driver and output base regions by a 
long meander path as often seen in Mesa technology; and 
Figure 3.9 
The integrated Darlin gton trans istor 
T4 
THIS REALIZATION OF THE INTEGRATED DARLINGTON 
TRANSISTOR, SHOWING REAL AND PARASITIC TRAN-
ssToRs 
T I - THE DRIVER TRANSISTOR 
T2 - THE CLAMP TRANSISTOR (TO EQUALIZE BVCEO, 
BVCBO AND BVCBS >. 
T3 - THE OUTPUT TRANSISTOR 
T4 - A PARASITIC PN P DEVICE (BETWEEN THE 
BASE DIFFUSIONS OF Tl AND T3) THAT IS 
INHERENT IN A MONOLITHIC DARLINGTON 
STRUCTURE. 
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(b) the inclusion of a separate P diffusion to form a collector 
diode connected to the emitter of the output transistor to 
prevent reverse-bias operation, where T4 is active. 
Fields36 has shown how the parasitic PNP may be used to advan-
tage in improving the saturation performance of integrated Darlington 
transistors. Referring to Figure 3.9 (page 78), the base of the driver 
transistor forms the emitter of the parasitic PNP, the Darlington collector 
forms the base region of the PNP , and the base of the output transistor 
forms the collector region of the PNP. As the Darlington transistor 
approaches saturation, the emitter-base junction of the parasitic PNP 
becomes forward-biased, and if the gain of this parasitic PNP is increased, 
more current is forced into the base of the output stage (collector of the 
parasitic PNP). This enables the minimum saturation voltage of the 
Darlington transistor to be reduced from the traditional limit, which is 
in the region of 0,8 V, to less than 0,3 V. 
This effect was not observed on any of the transistors fabricated 
during the development programme and, indeed, such effects would not have 
been welcomed by the customer as they would have represented a deviation 
from the design objectives. 
3.6.3.1 Usable area: Inclusion of a collector diode? 
Despite the ease with which a diode, as in 3.6.3 item b, above, 
could have been included in the structure, it was essential to minimize 
the device area if cost objectives were to be met. As the integrated 
Darlington transistor was fed from the exchange via a bridge rectifier, 
it was not expected that in practice any significant reverse bias con-
ditions, enhancing the operation of the parasitic PNP would be encountered. 
No diode was included in either the prototype or production Darlingtons. 
3.6.3.2 Isolation techniques adopted ----------------------------
Two simple techniques of isolation were included in the designs for 
the prototype Darlington transistors. The first was 'Resistive Isolation' 
(RI). This technique is used in integrated circuit layouts, and simply 
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relies on a sufficiently large clearance between the two P base diffusions 
to reduce the gain of the parasitic PNP to an insignificant level. 
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The second isolation technique was the use of the N+ emitter diffusion 
in the N- collector region to effectively nullify the lateral PNP effect 
between the base regions of the driver and output stages. This was analagous 
to the so-called 'channel stop' diffusions commonly used in MOS technology. 
The disadvantage of this N+ Isolation (NI) technique in high-voltage devices 
was that an adequate lateral depletion clearance for the P base diffusions 
was required on both sides of the N+ diffused region, which would consume 
usable active area. 
3.6.3.3 Dielectric strength of oxide over N+ isolation ----------------------------------------------
The oxide above the emitter area was the thinnest of all the oxides 
grown, having a thickness of only 0,5 pm in the process used. It was antici-
pated that voltages of only some 300 V could be tolerated across this layer 
before destructive breakdown would occur (Smithies7). In the case of a 
500 V device this would automatically imply either a long meander pattern 
for the connection between driver and output device, or a short break in the 
N+ diffusion over which the interconnect layer passed. The latter approach 
was adopted. 
The RI and NI versions of the prototype 1/118 Darlington transistors 
are shown in Figures 3.10a and 3.10b respectively (page 81). For the RI 
device, a depletion clearance of 100pm was used between all the P base 
diffusions and the N+ equipotential ring around the transistors. A clear-
ance of 96 pm was used between the metallization and the N+ scribe channel. 
In the case of the NI device , the break in the N+ diffusion, over 
which the aluminium interconnect passed, was located in such a way as to 
provide the largest distance between the driver, clamp and output transistor 
base diffusions. The clearance between the P base diffusions and the N+ 
equipotential ring was only 84 pm, and the metal to scribe channel minimum 
clearance was 80;um. These smaller clearances were adopted in order to 
preserve the area of the driver and output transistors so that the gain 
requirements of the NI device would be met. 
FIGURE :3. 10 a THE PROTOTYPE INTEGRATED 
DARLINGTON TRANSISTOR TYPE * I 118RI, 
INCORPORATING RESISTIVE ISOLATION ( R I ) 
BETWEEN THE P BASE DIFFUSIONS. 
1,271 mm 







FIGURE :3 . IOb THE PROTOTYPE INTEGRA-
TED DARUNGTON, TYPE * 1118 NI. INCORPO-
RAT I NG N + EMITTER 01 FFUSION ISOLATION 
(NI). THE CLAMP TRANSISTOR IS IN THE 
TOP LEFT-HAND CORNER. A SMALL BREAK 
IS MADE IN THE N + DIFFUSION TO ALLOW 
THE ALUMINIUM INTERCONNECTIONS TO 
PASS OVER THE THICKER FIELD OXIDE. 
NOTE: THE EXTRA AREA CONSUMED BY THE 
N+ DIFFUSION . 
(X) -
3.6.4 Apportioning the driver and output transistor areas 
As there were no precedents to follow in the design of the prototype 
transistors, and as there were certainly no suitable modelling programmes 
with direct application to the problem in hand, the approach taken was to 
consider first the actual telephone requirements, and to continue from there 
on as described below. 
3.6.4.1 Load impedance of the buffer stages -----------------------------------
The Darlington transistor was not only required to make good certain 
gain conditions at specified voltages but also to form a low-impedance path 
for both the speech amplifier in the O.N. H position and the dial in the 
impulsing position and the exchange, This factor had been totally ignored 
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in the telephone manufacturer's requirements given in Appendix 3.1 (page 235). 
Measurements by the author on the 2N3439 type device then in use had shown 
that, certainly for short-line conditions, these transistors were not truly 
saturated. When dV/dI measurements were made on the collector terminal of 
a 2N3439 in the O.N. pOSition at Ie = 100 mA and VeE = 1,8 V, impedance 
values as high as 200 ohms were not uncommon. Figure 3.11 (page 83) shows 
a typical Ie vs VeE characteristic of a 2N3439. Quite clearly the output 
device could operate below the knee voltage (certainly not above) in quasi-
saturation rather than true saturation. The performance of the driver was 
thus most important, as the output device should be driven as hard as 
possible towards saturation to minimize the impedance of this stage. 
3.6.4.2 Design inform~tion from discrete Darlington pairs -------------------------------------------------
Three transistors with 1,27 mm x 1,27 mm die were investigated, and 
normalized hFE vs Ie plots are given in Figures 3.12a, band c (page 85). 
#The O.N. or 'On Normal' transistor is used to turn on the speech amplifier 
in a telephone and is analagous to the 'Off Normal' dial switch in a rotary 
dial telephone which shorts across the speech circuit during dialling. 
A Dawson, pers. comm. (1980) Post Office Telectron1c Institute, (Potelin) 
Private Bag X74, Pretoria 0001, Republic of South Africa. 
Figure 3.11 
Saturation characteristics of a 2 N 3439 
transistor. (VCEO(5U5) ~ 350 V). It is clear 
that the operating conditions fall into three 
distinct regions, which are 
Region 1 : t rue saturation below VeE = 0,3 V 
Region 2 : quasi-saturation, below the knee voltage,VcEK 
Region 3 : normal operation above VCEK' 
(See Figure 2.2 page 13 for a definition of VCEK ) 
(Device code: CCSA 2N3439L. Date of 
manufacture: 80/27) . 
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The three transistors consisted of two 2N3439 type devices, one manufactured 
by RCA and the other by Texas Instruments, the third being a PT014. The 
2N3439 types had BVCEO values of about 400 V, some 100 V higher than the 
PT014. In the integrated Darlington transistor it was to be anticipated that 
the resistivity and thickness of the epitaxial layer would increase, and the 
active area of the output device apparently inevitably decrease; therefore 
it would have been unrealistic to base the design on the small gain drop at 
high collector currents measured on the PT014 and consequently for the calc-
ulations below use was made of the curve for the RCA 2N3439, in Figure 3.12a 
(page 85), in which this effect was very pronounced. 
(a) The impulsing gain condition 
Here > 1 800 at VCE = 3 V and IC = 125 mA 
where hFED is the gain of the Darlington pair. 
The collector current is given by IC = hFED x I B, and 
. . . . . . . . . . . . .. 3. 3A 
where hFE1 is the driver gain and hFE2 is the 
output device gain. 
For the 2N3439 at 3 V and 125 mA (Figure 3.12a, page 85) 
= 0,25hFEM 
where hFEM is the peak gain measured in the normal 
operating region above the knee voltage. 
Assuming hFE1 o ,9hFEM (Figure 3.12a, page 85) and 
= 1 800, it may be shown using equation 3.3A that 
hFEM = 87. 
(b) Maximum permissible collector resistance of the driver R 
C1 



















Normalized gains of three high-voltage transistors as 
a function of collector current. 
(All three devices had die sizes of approximately 
1,27 mm x 1,27 mm) 
GRAPHS OF NORMALIZED GAIN vs COLLECTOR CURRENT 
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FIG.3 . 12c 
CSIR PT014 
BVCEO~ 300V 
-VCE = 1,8 V 
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125 mA, equation 3.3A gives the collector current of the driver 
5,5 mAo 
From data on the 2N3439 at a base current of 5,5 mA, VBE was 
about 0,8 V, hence VCE1 = 2,2 V and 
RC1 = 2,2/0,0055 = 400 ohms maximum. 
3.6.4.3 Thickness and resistivity of epitaxial layer --------------------------------------------
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Figure 2.13 (page 42) gives curves for the thickness and resist-
ivity of the epitaxial layer vs BVCEO for hFEM = 100. Use of the assumed 
value of BVCEO of 350 V and a gain of 100, rather than 87, with a WD/4 punch-






50 ohm. em; and 
40 pm below the base region. 
These figures, corrected for the thickness of silicon used in the 
processing, were used for the prototype Darlington experiments. Taking 
into account that at that stage the silicon manufacturer could guarantee 
a spread of only +1- 20 per cent on both resistivity and thickness of 
epitaxial layer, the following limits were agreed to 
r . = 50 - 70 ohm.cm; and 
ep~ 
t . = 45 - 65 um. 
ep~ r-
An evaluation lot of 20 wafers was obtained. 
3.6.4.4 Active collector area of the driver -----------------------------------
The active collector area of the driver, A
dr
, was given by the 
relationship r epi x tePi/RC1 
Adr = 50 x 0,004/400 x 100 = 0,05 mm2 (minimum). 
The emitter areas used in the prototype designs for the driver for 
2 
both the NI and RI types were approximately 0,044 mm , and these, corrected 
for the epitaxial layer thickness (equation 2.6B on page 37), gave effective 
collector areas of 0,052 mm2 for both devices. 
3.6.4.5 The O.N. condition ------------------
Although in the foregoing discussion the O.N. condition (hFE > 800 
for VeE = 1,8 V and Ie = 100 mA) was neglected, it was possible to 
estimate the value of the O.N. Darlington gain by using Equation 3.3A 
with VeE1 = 1 V, hFEM = 87 and assuming hFE1 had dropped by 50 per cent, 
owing to the driver moving into quasi-saturation. 
The estimated value of gain was 
= 912 
which was well above the specified limit of 800. 
It was found in practice that this estimate was very pessimistic, 
and that with 1/118RI prototypes delivered for evaluation, the largest drop 
in gain in moving from the impulsing to the O.N. condition was 27 per cent, 
whilst the average drop was 12 per cent for the batch. Thus a device just 
meeting the impulsing gain lower limit of 1800 would have had a gain greater 
than 1300 for the O.N. condition. 
The addition of a base bonding pad about 0,25 mm square and a 96 pm 
clearance for depletion and isolation meant that the total area including 
2 the active areas used by the driver and clamp transistor was 0,51 mm • 
2 This left approximately 0,78 mm for the output transistor. 
In the RI layout the corrected collector area of the output 
2 transistor was 0,36 mm , giving a collector region resistance of : 
= = 56 ohms. 
For the NI version these figures were 0,33 mm2 and 61 ohms 
resoectivelv. 
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3.6.4.7 Collector impedance -------------------
In accordance with the above figures for the collector resistance 
of the output stages of these Darlingtons, they would be operating in the 
quasi-saturation region below the knee voltages, which would be above 5 V 
for the short-line impulsing condition. A number of dV/dI measurements for 
both the short-line impulsing and O.N. conditions gave impedances of 
between 100 and 150 ohms. 
Measurement of the collector impedances under both medium and long-
line conditions showed that the integrated Darlingtons approached full 
saturation, and that the collector impedance tended to drop even lower. 
3.6.4.8 Use of an interdigitated emitter structure ------------------------------------------
When laying out the prototype */118 Darlington transistors inter-
digitated emitter structures were used for the following reasons. 
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(a) The emitter injection levels anticipated were higher than those on 
the PT014. At a maximum collector current of about 66 mA at 6 V the 
current density in the PT014 was 0,15 A/mm2, and departures from 
ideal transistor operation were minimal. In the case of the RI 
Darlington the impulsing current density at 125 mA was 0,35 A/mm2 
and in the line-earthed fault condition this could rise to 0,7 A/mm2 . 
A comparison of the PT014 with a simple emitter and a Texas Instru-
ments TR2 device with an interdigitated emitter structure indicated 
that at these higher-current densities the dVldI characteristic in 
the latter should be steeper, resulting in a lower collector impedance. 
In addition, transition to normal active transistor operation above 
the knee voltage, where the collector impedance characteristic is 
high, should be more rapid and better defined. 
b) With an interdigitated emitter structure, the forward base-emitter 
voltage, VBE, of the output stage of the Darlington transistor 
could be reduced. VBE vs IB measurements made on the PT014 
indicated a larger resistive component in the VBE characteristic 
than that on interdigitated devices that were tested. These results 
were confirmed by measurements made on both Texas Instruments TR2 
devices and 2N3439 devices operated at the short-line impulsing 
condition of IC = 125 mA and VCE = 3 V. 
89 
As VBE2 for the output device affects VCE1 of the driver, it was 
important that VBE2 should be minimized to improve driver performance 
and hence the saturation characteristics of the device as a whole. An 
interdigitated structure was thus indicated for this reason as well. 
No publication was noted wherein the importance of reducing VBE in 
the output stage was mentioned as a factor in either discrete or integrated 
Darlington design. 
3.7 FABRICATION AND EVALUATION OF THE PROTOTYPE INTEGRATED DARLINGTON 
TRANSISTORS, AND FINDINGS RELEVANT TO THE PRODUCTION VERSION 
Fabrication of the prototypes 
The specification given in Table 3A (page 62) was used as a basis for 
the manual probe evaluation of two batches of five laboratory-produced wafers. 
Two wafers were sent for assembly, one as a control medium to ensure that 
assembly procedures were correct. A total of 473 devices, 230 RI types and 




Analysis of test results on prototypes 
The sustaining voltage - VCEO(SUS) 




33,7 per cent passed the test of VCEO(SUS) > 300 V 
24,2 per cent passed the same test. 
The lower yield on the NI type had been expected, as only 84 pm 
was allowed for lateral depletion in the collector region and 80 pm 
between metal and the scribe channel, compared with 100;nn and 96 pm 




















50 WAFER No. 010 TRANSISTOR: TYPE * 1118 RI 
TEST CONDITION : Ie = IOmA 18= 0 
TOTAL DEVICES : 232 
ABOVE 300 V : 78 i.e. 33,7 % 
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WAFER No. D 10 TRANSI STOR : TYPE * 1118 N I 
TEST CONDITION : Ie = 10mA 18=0 
TOTAL DEVICES: 244 
ABOVE 300V : 59 i.e. 24,2% 
50 100 150 200 250 300 350 
GROUPS OF VeEO(SUS) IN 50V STEPS 
NOTE POOR YIELDS ABOVE 300 V 
Figures 3.13a a 3.13b 
Population distributions of VCEO(SUS) for prototype integrated Darlington transistor 
to 
o 
were further increased for the production geometry. 
At the time it was not clear why the distribution of VCEO(SUS) was 
not Gaussian in nature below 300 V. Subsequent investigations on 
the production geometry of the PT018 indicated that contamination, 
probably occurring during the assembly phase, was the most likely 
cause of this. 
(b) Collector-base breakdown voltages - BVCBO and BVCBS 
In all cases the measured values were within about 10 V of the 
recorded values for VCEO(SUS)' 
(c) Emitter-base breakdown - BVEBO 
Figure 3.14 (page 92) shows the excellent characteristics of this 
parameter, both the RI and NI types displaying a sharp peak between 
18 and 20 V. 
(d) The O.N. gain - hFE (1) 
The gain histograms shown in Figure 3.15a and 3.15b (page 93) 
indicate a good Gaussian-type distribution with yields of 92 
per cent for both the RI and NI types. 
(e) The Impulsing gain - hFE (2) 
Again it may be seen from Figure 3.16a and 3.16b (page 93) that 
a good Gaussian-type distribution was obtained with yields again 
above 92 per cent. 
(f) Leakage currents 
A 10 per cent sample of the NI and RI types was checked against 
the specification in Table 3A (page 62). Consistently high values of 
I CEO and, to a smaller extent, I CBS were measured, and this indicated 
a potential yield problem. A relaxation and stabilization of I
CEO 
was also noted when VCE was adjusted, but this did not appear as a 
marked effect when ICBS was measured, thus indicating that the 
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WAFER No. 010 TRANSISTOR TYPE * 1118 R 1 
TEST CONDITION: 18 : 5 J,JA I Ie = 0 
TOTAL DEVICES : 230 
200 ABOVE 10V AND NOT OPEN: 225 







GROUPS OF BVE80 IN 
* /118 POPULATION DISTRIBUTION OF BV E80 
Figure 3. 14 
BVEBO distribution for prototype integrated Darlington 
transistor. Both the RI and N I types showed excellent 










TOTAL TESTED = 230 
YIELD = 93 % 










































I 2 3 4 5 6 7 8 
GAIN GROUP IN STEPS OF 1000 
*/118 POPULATION DISTRIBUTION OF hFElI1 
Figure 3 . 15a 
9 10 
The gain distribution of the RI prototypes - O. N. condition 
D.N. TEST : Ic: 100 rnA , VCE: 1.8V 
To poss: hFE > 800 
WAFER 010 N. B . All tests were carried 
TOTAL TESTED: 243 out after devices were 
YIELD = 92,6 0/0 assembled. 
2 3 4 5 6 7 8 9 10 
GAIN GROUPS IN STEPS OF 1000 
*/118 POPULATION DISTRIBUTION OF hfE(11 
Figure 3 . 15b 
The gain distribution of the NI prototypes - O. N. condition 
i 100r WAFER 0 10 
TOTAL TESTED = 230 









































2 3 4 5 6 7 8 
GAIN GROUPS IN STEPS OF 1000 
*/118 POPULATION DISTRIBUTION OF hFE (21 
Figure 3 . 16 a 
9 10 II 
The gain distribution of the R 1 prototypes - Impulsing condition 
IMPULSING TEST : ie: 125 rnA. VeE: 3V 
To pass : hFE > 1800 
100r WAFER 010 
TOTAL TESTED : 243 
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Figure 3 . 16 b 
The gain distribution of the NI prototypes- Impulsing condition to 
CJJ 
major contributor to this effect was the driver transistor rather 
than the clamp transistor, which had no external base connection. 
Values of I CBO and lEBO were generally well below the specified 
limits, and were stable. 
The problem with high leakage currents had not been encountered at 
the wafer probe stage. Several of the assembled devices showing 
high leakages were de-topped, and visual inspection showed severe 
particulate contamination. As reported later in the chapter, this 
problem was only thoroughly investigated during early production of 
the PT018. 
Evaluation of the prototypes in the IPB dial telephone 
Twenty devices, covering a wide range of gains and a range of break-
down voltages above 300 V, were selected and fully characterized according 
to the specification. Ten were RI type devices and the other ten NI types. 
These prototypes having been fitted to the IPB dial telephone, their 
performance under all line conditions was evaluated by the telephone manu-
facturer 37 , and found to be adequate in the case of both types, whilst 
there appeared to be no marked difference between the NI and RI types. 
A 4 kV surge test caused three of the NI type devices to fail, but 
the breakdown characteristics of the RI type were degraded only slightly, 
the leakage currents having been increased. 
It was thus evidently advisable to employ the resistive isolation 
technique in the production device. 
3.8 THE FINAL DESIGN OF THE PT018 FOR PRODUCTION 
3.8.1 Uprating the breakdown voltages 
As the upper limit on BVCEO did not extend beyond 400 V on the 
prototype Darlingtons, and as the peak of the spread in the acceptable BV
CEO 
distribution was between 300 and 350 V for both types, it was clear that a 
94 
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more systematic approach was required to provide a revised limit in order to 
ensure an adequate production yield. 
From the point of view of test limits, the required value of BVCEO 
would be increased above 300 V. It was known that after insets had been 
applied by the transistor assembler, quality assurance during assembly and 
probe testing (each 2 per cent) the BVCEO should exceed 318 V. From exper-
ience gained on the PT014 project, the gain in the high-voltage process 
would range between about 100 and 300. Applying equation 2.5A (page 20) 
with n = 5, a breakdown of 318 V and a gain of 300, the collector-emitter 
breakdown associated with a device of gain 100 was : 
1/5 BVCEO = 318 x (3) = 396 V. 
The use of Figure 2.13 (page 42) with this new breakdown limit gave 
r . = 55 ohm.cm 
ep~ 
and, after adding a conservative 10 pm for silicon used in processing, 
t epi = 55 pm. 
These, then, were taken as the lower limits of the epitaxial layer 
specification. After negotiation with the silicon manufacturer, who was 
then able to offer a +1- 10 per cent spread on layer thickness and a +1- 20 
per cent spread on resistivity, the following limits were agreed to : 
3.8.2 
r . = 55 - 75 ohm.em 
ep~ 
t . = 58 - 70 um 
ep~ r-
The silicon specification is reproduced in Appendix 3.4 (page 239). 
Increase in Darlington area - a limit imposed by economics 
Quite clearly this new epitaxial layer specification necessitated an 
area increase for the production Darlington in order that the gain require-
ments should be met. The prototypes were diffused on silicon as specified 
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in Section 3.6.4.3, and a highly satisfactory 92 per cent yield on the gain 
tests was obtained, despite the fact that collector resistance values would 
meet the design values only at the lower resistivity and thickness end of the 
epitaxial layer specification. 
In the production geometry, it was decided that the RC values should 
rather be met in the middle of the new epitaxial layer specification. The 
increase in area required was given by the ratio between the new epitaxial 
layer parameters and the old : 
ANEW/AOLD = (55 + 75)/(2 x 50) x [(58 + 70)/2 - 8]1(45 - 8) 
= 1,97 . 
(The figure of 8 pm, which was the approximate base junction depth, 
was subtracted from the full epitaxial layer thickness to give the 
actual thickness of the collector region.) 
An enormous increase of 97 per cent in active area was thus required 
to ensure that both breakdown and gain requirements would be met, but as 
production costs were the overriding consideration in this programme this 
increase could not be a~commodated since the area of the device would have 
become too great for economically viable manufacture. 
A two-inch wafer process was in use, and in terms of an internal 
costing report38 , the processing cost for the high-voltage transistor wafers, 
irrespective of the transistor geometry, was constant, and was in the region 
of R150. For the PT014, as noted in the data management section of Chapter 
5, total wafer losses during processing and rejections in testing were in 
the region of 35 per cent. From data recorded during the prototype runs, it 
was reliably assumed that a similar figure for wafer rejects would apply to 
the integrated Darlington transistor and this would bring the actual cost of 
a wafer to about R230. 
If a 50 per cent yield could be maintained, then, for a die price of 
50 cents, which was the practical limit, no less than 920 transistor dies 
would have to be diffused on a single two inch wafer. From this figure a 
practical upper limit on the die size was 1,4 x 1,4 mm representing an in-
crease in overall area of only 22 per cent when compared with the prototypes. 
3.8.3 The increased active area of the production PT018 Darlington 
The key task was to increase the active area of the device as much 
as possible within the 22 per cent increase in total area of the die so as 
to approach the required increase of 97 per cent. 
Figure 3.17a (page 98) shows the layouts of the emitter and base 
diffusions adopted for the production geometry, together with the key clear-
ances used. With the new 58 pm nominal epitaxial layer thickness under the 
base, the active areas, corrected using equation 2.6B (page 37), are given 
below, together with the increase in area relative to the RI prototype : 
2 0,092 mm 
0,58 mm2 
(increase of 77 per cent in area) 
(increase of 61 per cent in area). 
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Larger increases would have been possible if overlap clearances 
between subsequent mask layers had been reduced. From the experience gained 
with the PT014 it was decided that generous clearances were desirable in order 
to limit to less than five per cent the wafer rejects due to bad registration, 
undercutting and other photolithography-related problems. 
In practice it turned out that an outstanding compromise had been 
achieved on the PT018 with excellent simultaneous yields of between 50 and 
70 per cent being obtained on both breakdown voltages and gains. 
3.8.4 Clearances and oxide dielectric strengths 
The */118T structure shown in Figure 3.5a (page 70) was used as a 
vehicle to evaluate the metal to scribe channel clearance requirements and 
the adequacy of the existing process oxide dielectric strengths. 
As it had been shown that the clamp transistor limited all breakdown 
voltages to values close to the BVCEO of the output stage, which should not 
exceed 500 V in practice, and the metal pads floating on the oxide of the 
*/118T test circuit showed that a 100pm clearance was adequate for operation 
up to this voltage, a conservative figure of 110 pm was adopted in the final 
layout, together with a field plate overlap of 20 pm over the base diffusion. 
*/018 DARLINGTON TRANSISTOR 
FIGURE 3.17A THE LAYOUT OF THE EMITTER AND BASE DIFFUSIONS ARE 
SHOWN IN THE CROSS-HATCHED AREAS. THE CLEAR AREA INSIDE THE DEVICE 
REPRESENTS THE PLAIN (OXIDE-COATED) EPITAXIAL LAYER. THE CLEARANCE 
FOR LATERAL DEPLETION IN THE COLLCTOR REGION AND FOR ISOLATION OF THE 
THREE P-TYPE BASE REGIONS IS 114 ~M. 
Ib" Ii •• 
FIGURE 3.17B THE ALUMINIUM LAYER OF THE DARLINGTON TRANSISTOR THAT 
COVERS AND SURROUNDS THE DIFFUSIONS SHOWN IN FIGURE 3.17A. (THE CON-
TACT WINDOWS ARE NOT SHOWN.) THE KEY FEATURE OF THIS 'INVERTED MET-
ALLIZATION' STRUCTURE IS THAT THE METAL SURROUNDING THE ACTIVE ELEM-
ENTS OF THE TRANS I STOR IS ELEC:TR T rill I V r"'''''~rT~''' Tn T"~ _ •• , - __ _ 
98 
For lateral depletion in the N-collector region a conservative figure of 
114 Fm was used, as clearances below 100 pm on the */118T test structure 
did not give stable and 'hard' breakdown characteristics. 
The resistive isolation (RI) technique was used in the PT018 layout 
as it had been the most successful in the prototype devices, and as all 
the metallization surrounding the device was on the 1,3 pm field oxide, 
no difficulties were experienced with inadequate oxide dielectric strengths. 
3.8.5 Leakage currents and the 'inverted metallization' (IM) structure 
As I CEO was the problem parameter on the prototype devices, and 
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as some relaxation effects had been noticed when VCE was varied, partic-
ularly on devices with gains of over 10 000, it appeared that the sensitive 
base region would benefit from some form of electrical shielding. This was 
achieved by using the field plate metallization, partially surrounding the 
output transistor, to surround the whole device, including the sensitive base 
contact metallization of the input stage. Totally contrary to convention, 
this electrostatic guard ring was electrically connected to the emitter of 
the output stage rather than the base, and was hence always very close to 
ground potential. This layout was termed an 'inverted metallization' (lK) 
structure by the author and the layout is shown in Figure 3.17b (page 98). 
A photograph of the */018 Darlington die incorporating the IM structure is 
shown in Figure 3.18 (page 100). 
The benefit noted in the production of PT018 Darlington transistors 
was that highly stable and extremely low-leakage currents, typically of 
the order of a few nA at 240 V, were recorded even with devices exhibiting 
peak gains approaching 105 . 
3.8.6 Further benefits of the inverted metallization structure 
Referring to Figure 3.6 (page 72), showing a field failure due to 
external discharge, it is clear that in the event of external breakdown 
conditions arising - certainly an unlikely event in the PT018 Darlington 
due to the inclusion of the clamp transistor - the surge energy would be 
diverted into the emitter circuit, preventing Possible destructive damage 
to the sensitive input stage of the Darlington and even the drive circuitry. 
1,4mm 
FIGURE :3. I a A 100x PHOTOGRAPH OF A PRODUCTION 
PTOla INTEGRATED DARLINGTON TRANSISTOR. ALL THE 
LAYERS OF THE DEVICE MAY BE SEEN, AND IT IS CLEAR 
~I 
THAT THE METAL FIELD PLATE, CONNECTED TO THE EMITIER OF 
THE OUTPUT STAGE,ACTS AS AN ELECTROSTATIC SHIELD 
OR GUARD RING FOR THE WHOLE DEVICE. 
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Although numerous transistor dies from most of the major manufac-
tUrers were inspected during the development exercises for the PT014 and 
PT018, no layout technique Similar to the IM structure was found on any 
device. The IM structure could also be applied with ease to discrete 
transistors when highly stable electrical characteristics are required. 
As with the PT018, the emitter electrode would act as a combined field 
plate and external electrostatic guard ring shielding the base region. 
3.9 A CRITIQUE OF THE DESIGN OF THE PT018 TRANSISTOR 
Data gathered during pre-production runs for the PT018 indicated 
that the basic transistor design was sound and that all the design object-
ives had been more than adequately met. Despite this, in order to note 
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any shortcomings, the author critically considered the device and analyzed 
the comments of users of the die, also evaluating other information gathered 
during processing, besides data gathered from the various tests and trials 
that the device had been subjected to. 
3.9.1 Outstanding performance of the PT018 Darlington transistor 
During the production run-up of the PT018, several batches of 
the transistors were processed and more than two thousand devices were 
assembled for the formal 'Qualification' exercise, where tests against the 
full specification described in Section 3.9.8 were carried out as part of 
the acceptance criteria for introduction of the device into service. 
A comparison of the parameters with those of the prototype devices 
follows. 
(a) Improved VCEO(SUS) characteristics 
The first comparison is with the VCEO(SUS) histograms given in 
Figures 3.13a and b (page 90) for the prototype devices. Figure 
3.19 (page 102) gives the probed results from a typical production 
wafer. The most striking difference is that only 14 per cent of the 
PT018 devices had sustaining voltages of less than 318 V compared 
with more than 66 per cent of the RI, and over 75 per cent of the 

















VCEO(SUS) population on probing of wafer 2, Botch 2047 
TEST No. 2 TOTAL COUNT 1003 
10,OV 91,7V 173V 255V 337V 418V 500V 
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10,OV 91,7 V 173 V 255 V 337 V 418 V 500 V 
VCEO(SUS) AT Ic = 10 rnA 
NOTE I CONSIDERABLE IMPROVEMENT WHEN COMPARED TO 
RESULTS IN FIGURES 3. 130 AND 3 .13b FOR 
PROTOTYPES 
NOTE 2 DISTRIBUTION DISTORTED AT HIGH VOLTAGE END AS 
THE TESTER LIMITED AT 450 V . 
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The probed results showed that eighty per cent of the PT018 product-
ion geometry devices had sustaining voltages of greater than 380 V. 
(It should be noted in Figure 3.19 that values in excess of 450 V were 
not recorded, as this was the upper voltage limit used on the tester.) 
(b) Extremely low-leakage currents 
A sample of eighty assembled devices, issued by the transistor 
assembly plant on a non-selective basis after final electrical 
testing, was fully characterized on the NEERI automatic transistor 
tester, and all devices were found to comply with the specification 
given in Table 3A (page 62). 
o I CEO was measured at VCE = 240 V and T = 25 C, and here the minimum 
recorded value of this parameter was 870 pA and the maximum value 
was 120 pA, which was well below the specified limit of 500 pA. 
Of these 80 devices, 70 had values of I CEO smaller than 1 pA. 
This result can be regarded as outstanding when it is considered 
that many of these devices exhibited peak gains considerably 
greater than 104 outside the quasi-saturation region. 
All other leakage currents measured were well below the specified 
limits, many below 1 nA. 
The conclusion drawn by the author was that the outstanding success 
achieved in the PT018 devices with both their extremely low leakage 
currents and also high stability could be attributed firstly to the 
use of the IM technique, where the metal interconnection layer was 
used as a field shielding guard ring to surround the sensitive areas 
of the device, and secondly to the processing of the devices on 
epitaxial silicon, manufactured to the revised specification. 
c) Comparison of the gain spreads 
Figure 3.20 (page 104) shows the distribution in gains on the same 
wafer, measured at VCE = 3 V and IC = 100mA. 


















Figure 3.20 Gain distribution for the impulsing condition 
(VCE = 3 V and Ic = 125 rnA). The spread is somewhat 
smaller than for the prototypes shown in Figures 3.16 a 
and 3.16b, due to tighter process control measures. 
Without dropping the gains, a considerably improved 
breakdown yiel d is shown for this wafer in Figure 3.19 
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region between 2 000 and 5 000. This represents an only marginal 
improvement in the spread obtained for the prototypes shown in Figures 
3.16a and 3.16b (page 93), but does demonstrate that the combination 
of both adequate gains and breakdown voltages could be achieved 
with the production layout and the revised silicon specification. 
3.9.2 Surge failure mechanisms 
The only specified parameter contributing really significantly 
towards the aim that the Darlington transistors should be resistant against 
surge failure in the telephone was the high collector-emitter breakdown, 
greater than 300 V. When surge testing the prototype integrated Darlington 
transistors, the telephone manufacturer37 had applied a 4 kV surge to an 
off-hook Lorea test telephone. The O.N. transistor, which was conducting, 
was thus severely stressed in the 1 ps or so before the gas arrester struck 
and reduced the surge voltage to less than 20 V. Three of the NI types 
submitted for evaluation had failed, and displayed a collector-emitter 
short, whilst five of the RI types had shown some degradation in VCEO(SUS)' 
Inspection of the failed NI types clearly showed that failure was due to 
damage in the centre of the emitter region of the output transistors. 
A limited number of prototype RI Darlington transistors were installed 
into pre-production Lorea telephones for field trial, and one device failed 
during a storm whilst in the on-hook condition. Again a collector-emitter 
short of the Darlington output stage had occurred, and the failed device is 
shown in Figure 3.21 (page 106). Measurements carried out on the telephone 
by the author, later confirmed by Parsley, pers. comm.#, indicated that 
the protection afforded by the surge diodes in the dial circuit was inadequate, 
particularly when the voltage appearing across the terminals of the telephone 
was too low to strike the 475 V gas arrester originally installed in the Lorea 
model of telephone. In this case, surge voltages of 400 V or more could 
appear across the Darlington transistors, a voltage that was higher than the 
collector-emitter breakdown voltage of these devices, stressing them into a 
destructive failure mode. In view of this, the increase in BV
CEO 
to a target 
minimum of 400 V for the PT018 was a positive step to counter this type of 
failure in the Lorea telephone. 
#M Parsley (1983) Post Office Telectronic Institute (Potelin) , Private Bag 
, ~ ;. 1 
r 1,27 mm ~I I- 1,4 mm ·1 r 1,4 mm ·1 
FIGURE 3. 21 FIELD FAILURE OF A 
* /118 RI DARLI NGTON I N A LOREA 
TELEPHONE WHICH WAS ON-HOOK 
AND THE TRANSISTOR SWITCHED 
OFF. VCE I NCREASED TO BEYOND 
"CEO(SUS) AND DESTROYED THE 
TRANSISTOR BY A REVERSE SEC~D 
~REAKDOWN MECHANISM. THE MARK 
~BOVE THE EMITTER BONDING WIRE 
S FUSED ALUMINIUM AND SILICON. 
FIGURE 3.22 LABORATORY-SIMULA- FIGURE 3.23 A REVERSE-BIAS 
TED SURGE FAILURE OF A PTOl8 IN STRESSED PTOl8 TRANSISTOR. THE 
A DISA TELEPHONE IN THE OFF-HOOK COLLECTOR-EMITTER VOLTAGE 
CONDITION. THE TRANSISTOR WAS WAS 400V AT A COLLECTOR CUR-
CONDUCTING" AND THE SURGE ACROSS RENT OF 50 rnA. 
THE TRANSISTOR WAS 240VAT 2A THE CURRENT WAS INJECTED AT 
FOR 1 ms. THE BOTTOM LEFT-HAND SIDE OF 
A CCl..LECTOR- EMITTER SHORT RE- THE EMITTER, BUT THE HOT SPOT 
SULTED FROM LOCALIZED HEATING WAS FORMED IN THE CENTRE OF 
UNDER THE EMITTER BONDING WIRE. THE DEVICE. 




In the newer Disa telephone, the problem was somewhat different, as 
the dial and speech circuits were switched off in the on-hook condition. 
Nevertheless failures of the D.N. Darlington, that conducted in the off-hook 
mode, occurred. These failures could simply be attributed to the fact that 
if the surge voltage was insufficiently high to strike the gas arrester, the 
full current of the surge could pass through the D.N. Darlington. Figure 
3.22 (page 106) shows a laboratory-induced failure of an D.N. PT018 from a 
Disa Telephone. Again, failure occurred in the emitter region of the 
transistor, near the bonding wire. 
Failure of both discrete 2N3439 transistors and PT018 devices in the 
the Disa telephone was due to the same mechanism, and such failure took place 
at similar voltage and current levels. The failures could certainly not be 
attributed to any shortcomings in the design of these devices, but rather to 
inadequate protection in the Disa telephone. Suitable protection systems 
for the Disa were proposed and evaluated by Smithies39 and Parsley40. 
Failure mechanisms and their influence on device layout 
Neither the driver nor the clamp transistors in the PT018 had suffered 
any apparent damage during any of the failures encountered, hence significant 
changes in the design of these two devices were not called for. 
Further testing of the PT018 in the laboratory has shown that the 
only major failure mechanism is the thermal destruction of the output stage 
during surges. With additional protection, the surges in the D.N. stage of 
the Disa telephone were reduced but not eliminated, and it was found that on 
one pre-production batch of PT018 transistors, significant device degradation 
did take place on surge testing. In this batch of transistors the cause of 
the problem was found to be the use of over-hard bonding wires during assembly. 
Bond strength testing resulted in the removal of silicon fragments from the 
die, and microscopic examination showed that the damage penetrated into the 
junction region. That this damage was the cause of the degradation was con-
firmed when a batch of devices, assembled with softer bonding wires, was surge 
tested in the telephone and subsequent measurements revealed no degradation 
of the devices (Smithies40 ). 
Devices assembled with the harder bonding wires showed unstable 
VCEO(SUS) characteristics at 10 mA, clearly visible on a curve tracer but 
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passed by the automatic test gear. 
In any future design, or revision of the existing design, two additional 
factors in locating the emitter bonding pads should be considered. 
(a) The bonding pad should be remote from the thermal stress region, and 
this could be done with the *1018 die. Figure 3.23 (page 106) shows 
a case where emitter current was injected at one side of the emitter 
metallization and the site of localized heating remained in the middle 
of the emitter region. 
(b) For better surge resistance, the location of the emitter bonding pad 
and layout of the emitter should provide a larger and less localized 
'hot spot'. This location would necessitate numerous experimental 
structures as the process of hot spot formation in bipolar transistors 
is still not fully understood, and design data are lacking (Webb
41
). 
3.9.4 Improved bonding pad placement for the *1018 
In the case of the *1018 die, a diagonal placement of the device on 
the header was necessary and could have been avoided if the bonding pads 
for both base and emitter had been situated to one side of the die. 
Contamination susceptibility of the PT018 
The PT018 was an unpassivated device, primarily because no proved 
passivation technique suitable for medium-power high-voltage device prod-
uction was locally available. Time and cost weighed heavily against the 
development of a passivation process, but use of an unpassivated device 
could be justified, for the following reasons 
(a) the device was to be encapsulated in a metal hermetic package 
only and would be in a dry nitrogen atmosphere; and 
(b) many millions of unpassivated transistors, assembled in this manner 
over a period of some twenty years, were in successful operation in 
subscriber equipment throughout the country. 
Although point (b) was a most attractive precedent for the use of 
an unpassivated die, it did not offer a sound guarantee of reliability, as 
failure statistics did not eXist for unpassivated devices manufactered 
at the assembly plant. 
During 1981 the Quality Assurance Inspectorate of the Department 
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of Posts and Telecommunications performed two comprehensive failure analysis 
studies on transistors removed from failed Pro tea telephones and forwarded 
from the country-wide field service stations. Appendix 3.3 (page 238) gives 
a summary of the report on the analysis of 602 type 'TR2 - Issue 3' unpass-
ivated high-voltage transistors dating in manufacture from 1977 to 1981. 
Visual inspection of 476 transistors led to 46 per cent of the failures being 
attributed to assembly faults, and 18 per cent of the latter failures in turn 
being attributed to contamination. 
To assess further the effects of assembly contamination on the PT018 
Darlington, the author carried out an independent investigation on an early 
batch of these devices. The findings are presented in detail in Appendix 3.5 
(page 240), measurements before and after assembly showing conclusively that 
contamination was a major factor leading to increased leakage currents and 
consequently a dramatically low assembly yield. 
On presentation of the data in these reports, the transistor assembly 
plant, in collaboration with the Department of Posts and Telecommunications, 
radically revised their assembly procedures and screens, with the result that 
the quality of the devices after assembly improved very markedly. 
3.9.6 Future need for a passivation layer? 
The information gathered for the previous section clearly set a 
requirement for high assembly standards for the unpassivated Darlington 
transistor. Provided these standards were maintained and the devices were 
assembled in hermetic packages, there appeared no necessity for passivation. 
At present there is a move in the telecommunications industry towards 
the use of plastic-encapsulated devices, particularly in systems serving only 
one or a few non-critical circuits, for example subscriber lines. If at 
some future stage, it were desired to assemble the Darlington in plastic 
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packages, a passivation layer would, in all probability, have to be developed 
and a number of further investigations become necessary, indicated below. 
(a) The layer would have to adhere well to the die and remain intact 
during extreme thermal stresses occurring during assembly and 
electrical operation of the device. 
(b) The layer would have to be able to withstand any extremes of temp-
erature and humidity that would be encountered in both testing and 
in service and be capable of protecting the device against these. 
(c) Simple, economical and reliable processing techniques would have 
to be developed for depositing the layer. 
(d) The layer would have to have excellent stability under the influence 
of high electric fields, with no degradation of device reliability. 
(e) Layers should offer no degradation of the internal processes in 
the device and maintain the good resistance to external breakdown 
phenomena displayed by existing device designs. 
( f) Layers would have to be compatible with plastic encapsulants. 
3.9.7 Reducing the critical clearances on the *1018 layout 
With the excellent results obtained on leakage currents and breakdown 
stability of-the PT018, it would be inadvisable to reduce any clearances that 
would affect these parameters. One aspect not covered in the development 
programme was the optimization of the clearance of 114 pm used between the 
P diffusions of the adjacent bases of the driver, clamp and output transistors. 
Measurements made on unmetallized *1018 devices showed that the gain 
of the paraSitic PNP tranSistors, using the collector of the Darlington as 
the N base region, was typically less than 0,2. Indeed during none of the 
tests and measurements conducted, did lateral PNP transistor action manifest 
itself in any way deleterious to the operation and reliability of the device. 
In the light of this it appeared that a decrease in the clearance between the 
P diffusions could be evaluated with a view to enlarging the active areas of 
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the driver and output stages and to improve the saturation performance of the 
output stage in particular. This would allow devices processed with a lower 
gain, measured above the knee voltage, to meet the Darlington gain require-
ments, resulting in improved yield figures. The cost of introducing a proved 
change would be low, as changes in mask layout alone would be required. The 
overriding factor to be borne in mind would be the requirement that lateral 
PNP gains should be prevented from becoming too high thereby reducing the 
saturation voltage in the manner described by Fields36 • 
If additional process steps were decided upon, together with 
the inclusion of a passivation process, then some decrease in the P to N+ 
depletion clearance could be considered. Two possible approaches to the 
problem of providing stability with reduced clearances can be suggested. 
One would be to implant an electric field shielding layer into the upper 
layer of the oxide in a manner similar to that used in buried Si02 layer 
MOS structures described by Nakashima et al. 42 • The second approach 
would be to modify the silicon surface doping level by ion implantation as 
indicated by Baliga32 • The adoption of either technique in the present 
case would have necessitated considerable experimental work and involved 
extra processing steps that could not have been carried out on site at 
NEERI. 
3.9.8 The specification for the PT018 transistor and life testing 
A full specification for the PT018 was drawn up in a joint effort by 
the author, the Engineering and Quality Assurance sections of the transistor 
assembly plant, the Quality Assurance section of the Department of Posts and 
Telecommunications and the Quality Assurance Division of the telephone 
manufacturer. It is important to note that this was the first time that a 
specification of this nature, relating primarily to the quality of a semi-
conductor component, had been drawn up locally. This was indeed an event 
of particular local importance as the device had no commercial equivalent 
and there was hence no equivalent specification. 
This specification, reproduced in Appendix 3.6 (page 243), not only 
gives the primary electrical specification for the PT018, as listed in Table 
3A (page 62), but lists the 'end of life' parameters that may not be passed. 
These parameters gave a clear indication of the permitted parameter drifts 
between measurements on the device after assembly and at the termination of 
a 1 OOO-hour, high-temperature accelerated life test. 
Two samples of 40 transistors have been evaluated according to the 
specification, one batch at the transistor assembly plant and one at NEERI. 
The devices were subjected to the accelerated life test, as specified. 
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Only one device at NEERI failed (parametrically out of specification) during 
the first 48 hours. Beyond this, there were no failures over the 1 OOO-hour 
period, and parametric 
I'd' t pers. comm. , ~n ~ca e 
45 °c for reverse bias 
changes were negligible. Calculations by Schoombie, 
a mean time to failure of almost 3 million hours at 
stressed devices and over 4 million hours for the 
forward biased condition at the same temperature. Any such prediction of 
the in-service failure rate, based on such limited data as was available, 
is not reliable as the acceleration factors depend critically on the failure 
mechanism(s) for the device, and these had still to be established. As the 
accelerated life tests were to be carried out on a regular basis and, where 
failures occurred, failure analyses were to be carried out to help provide 
more reliable lifetime data. In order more rapidly to establish the failure 
mechanisms likely to occur in the device, the author has suggested stressing 
additional batches of test devices at successively higher temperatures until 
failures were induced. 
On the basis of data thus gathered an accurate reliability record 
would, for the first time on the local scene, be provided. This would 
enable timeous action to be taken to modify or improve both the process 
technologies and the design of the device, if required. 
3.10 CONCLUSION 
The successful development of a unique high-voltage integrated 
Darlington transistor proved that the methodology applied in the design was 
sound. The development period from inception to completion of the final 
component design was only about nine months, and in the long evaluation 
period of almost two years before the component was put into production, no 
design changes of any form were found to be necessary. As indicated in the 
sub-sections of 3.9, a number of minor changes and improvements could be 
made to the PT018, but these would not be undertaken unless there were 
IF Schoombie (1984) Quality Assurance Inspectorate, Dept of Posts and Tele-
strong reasons for doing so. 
The most important, and indeed highly successful innovations in 
the device design were the incorporation of a clamp transistor to minimize 
external fields and the development of the 'Inverted Metallization' (1M) 
layout technique to shield sensitive circuit elements from high external 
fields. 
Should any subsequent designs be undertaken, a well-defined 
and more general design procedure would be of the greatest assistance, 
particularly for devices exhibiting quasi-saturation effects. Here, the 
design of the PT018 was primarily empirical, with major decisions on the 
layout and active areas required being based on the properties of known 
or pre-production prototype devices. 
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Numerical methods to assist in the design were not available, and 
attempts to model quasi-saturation using the simulation programme 'SPICE' 
met with failure. If a method of modelling two-region saturation had been 
available, it would undoubtedly have been possible to optimize the active 
areas of the devices without recourse to a second layout iteration, and it 
is likely that the other design details decided upon after the prototype 
fabrication exercise was completed could have been introduced as refinements 
to an almost complete design. This lack of a suitable modelling method 
acted as the catalyst for the development of the graphical and numerical 
modelling procedures presented in Chapter 4. 
CHAPTER 4 
A VERSATILE GRAPHICAL MODEL FOR THE ACCURATE NUMERICAL PREDICTION 
OF THE OPERATING CONDITIONS OF BIPOLAR TRANSISTORS IN BOTH THE 
QUASI-SATURATION AND CUT-OFF REGIONS 
4.1 INTRODUCTION AND SUMMARY OF CHAPTER 
Chapter 2 covered the successful design of a high-voltage trans-
istor, the PT014, that had to operate in the normal region in which quasi-
saturation played an insignificant role. In Chapter 3, however, the 
success of the design of the integrated Darlington transistor, the PT018, 
relied on the fact that for acceptable performance in the telephone the 
output stage of the device had to operate either in full saturation or 
quasi-saturation. Indeed, when successfully optimizing the area of the 
PT018, which was essential for a cost-effective device, the key requirement 
borne in mind was that the output stage should operate in quasi-saturation 
at the upper limiting current conditions. The methods used in designing 
the PT018 relied chiefly on measurements made on similar discrete devices, 
and the design was evaluated by using a prototype integrated Darlington. 
No available systematic design method was found to be applicable for deal-
ing with the requirements of the PT018 integrated Darlington. 
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In order to fulfil the requirement for a general and straight-
forward design technique for predicting operation in quasi-saturation and 
cut-off in bipolar transistors, a radically new graphical design technique 
was developed, introducing two entirely new parameters to quantify condit-
ions in these regions. This design technique is presented in this chapter. 
The two parameters, the Ouasi-saturation Resistance, RQS' and the Cut-ofr 
Voltage, Vco ' were both easy to measure and the methods by which they could 
be applied were suitable for use by either the device technologist or the 
circuit designer. It was confirmed experimentally that for devices operating 
at low to medium injection levels, operation in the quasi-saturation region 
could be adequately characterized using the new parameter RQs• Extension 
of the model to include both high-injection levels and temperature effects 
widened the field of application considerably. 
Whilst the model was developed primarily as a design aid for high-
voltage tranSistors, it was observed at a very early stage that the method 
could be used to predict saturation operation in virtually any transistor. 
When gain crowding at high-injection levels was included, the graphical 
model was successfully applied, as an example, to a design evaluation of 
the PT018 integrated Darlington transistor. This evaluation covered both 
the specified operating conditions and what is more the limits of operation 
of the device at both high-voltage and high-current levels. Presented in 
this chapter is a comprehensive set of computed performance curves relating 
to the PT018 and the fabrication process used. In addition to showing that 
the design of the PT018 was far more conservative than originally supposed, 
the curves serve to demonstrate the large number of variables to be con-
sidered in the design of a Darlington transistor and demonstrate, for the 
first time, how it is possible reliably to predict optimized saturation 
performance for a Darlington transistor in any given fabrication process 
and for any set of operating conditions. 
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In the wider context, the author strongly feels that owing to its 
inherent simplicity and accuracy, the saturation model presented here should 
be readily applicable to common integrated circuit analysis programs, and 
become available for this purpose. 
4.2 MODELLING SATURATION IN HIGH-VOLTAGE DISCRETE TRANSISTORS 
4.2.1 Regions of operation in high-voltage bipolar transistors 
As noted in the preceding section, Chapter 2 dealt with the design 
of a transistor that had to operate in the normal region, whilst Chapter 3 
was concerned more closely with operation in the quasi-saturation region 
but did not cover the transition in operating point from saturation to 
quasi-saturation. This section fUrther describes the regions of operation 
in order to clarify the reasoning behind the proposals for the saturation 
models. 
Figure 4.1 (page 116) is a tracing of a family of IC vs VCE curves 
from a curve tracer, with the regions of operation marked. These regions, 
not to be confused with similar terms used in modelling with the program 
'SPICE' are the following. 
Region 1 The true saturation region 
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Figure 4. I Saturation regions of 








REGIONS 1, 2 AND 3 ARE DESCRIBED IN THE TEXT. 
11 6 
carriers and behaves essentially as a conductor. At lower levels 
of injection, transistor action modulates the resistance of this 
region, and at the low collector-emitter voltages normally assoc-
iated with saturation the transistor, for the purposes of this 
chapter, is considered to be operating in the collector cut-off 
region. 
Region 2 The quasi-saturation region 
Owing to high collector-region resistance, the collector-base 
junction itself is not necessarily reverse-biased and the 
collector region only partially saturated with majority carriers. 
As a result, the collector resistance is modulated, producing 
the steep characteristics observed. 
(Note The Collector Resistance 'Re' referred to frequently in 
this chapter, is the passive resistance associated with the 
collector region of a transistor. Collector resistance is not 
measured directly, and is usually calculated from the slope 
of the the line separating regions 2 and 3 on the IC vs VeE 
characteristic. ) 
A fuller discussion of quasi-saturation is given by Ghandi43 • 
Region 3 Normal bipolar transistor operation 
Here the collector-base junction is reverse-biased, and normal 
bipolar transistor operation applies, as characterized by the 
Early voltage. 
4.2.2 Operation in the quasi-saturation region and the need for a model 
Quasi-saturation is commonly encountered in a wide range of small-
signal devices. To demonstrate this, the typical characteristics of a 
BC 107 , a small- signal 45 V NPN Jevice, and a 2N3439, a medium-power 350 V 
NPN device, are given in Figures lj .2a and 4.2b (page 118 ) respectively. 
Both devices exhibit the effect, but it is more marked in the higher-
voltage transistor. The chief features of quasi-saturation pertinent to 
this chapter are listed below. 
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FIGURE 4.2 a A LOW -VOLTAGE TRANSI STOR : 
SATURATION CHARACTERISTICS OF A BC 107 
SMALL-SIGNAL TRANSISTOR WITH A VCEO(SUS) 
OF ONLY 45 V. 
THE DEVICE SHOWS QUASI-SATURATION OPE-
RATION AT WELL BELOW THE DISSIPATION 
LI MIT OF 300 mW. IT IS CLEAR THAT QUASI -
SATURATION OPERATION SHOULD BE CONSI-
DERED IN THE APPLICATION OF THIS DEVICE. 
( DIE TYPE * /003. MANUFACTURER : NEERI ) . 
FIGURE 4.2 b A HIGH-VOLTAGE TRANSISTOR : 
SATURATION CHARACTERISTICS OF A 2N3439 
MEDIUM - POWER TRANSISTOR WITH A VCEO(SUS) 
OF 350V . 
QUASI- SATURATION OPERATION 15 VERY 
MARKED IN THIS DEVICE EVEN THOUGH THE 
DIE AREA WAS APPROXI MATELY TEN TIMES 
GREATER THAN THAT OF THE BCI07. 
(DEVICE CODE: CCSA 2N3439L. DATE OF 
MANUFACTURE 1980,WEEK 27. THIS 15 THE 
SAME DEVICE USED FOR FIGURE 3 . 11, PAGE 83). 
ex> 
(a) Quasi-saturation is a characteristic that transistor manufacturers 
generally ignore in any transistor specification, although it 
is so commonly encountered. To avoid the problem of having to 
consider it directly, the usual approach is simply to guarantee 
minimum gains at fixed operating points, generally outside the 
quasi-saturation region. 
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(b) Quasi-saturation is a phenomenon that is not modelled by the widely 
used simulation program 'SPICE', incorporating the Gummel-Poon model 
for the bipolar transistor44 • The measured quasi-saturation 
characteristic of a PT014 transistor, and saturation as predicted 
by 'SPICE', are compared in Figure 4.3 (page 120). (The reason 
for the very large gain difference between measured and predicted 
characteristics, once the device has reached the normal operation 
region, is that the gain measurements for the SPICE simulation were 
made at zero collector-base voltage at the terminals of the PT014. 
Although it may be common practice to characterize small integrated 
circuit transistors at zero applied collector-base voltage, the 
method is obviously qui t e unsuitable where the transistor has a 
substantial collector-region resistance.) 
In conclusion it is usef ul to highlight a paragraph taken from 
Getreu44 who, in discussing the bipolar transistor models used in SPICE, 
states 'Probably the most significant limitations ot the models described 
here are a lack of modeling of three dimensional effects, junction break-
down and an accurate saturation model.' 
4.2.3 Non-availability of a numerical method to quantify quasi-saturation 
Kurata45 discusses the physical aspects of quasi-saturation and 
indicates how a numerical technique, of some considerable complexity, can 
be developed to model the effect. The methods described are certainly not 
user-orientated and would be extremely difficult to apply by a designer who 
did not have available considerable information on both the process para-
meters and the various physical values that would be required to use the 
technique. 
The need for a simple user-orientated model to quantify two-region 
saturation is now obvious, and in Sections 4.3 and 4.4 two simple graphical 











PTO 14: IC vs VCE SATURATION CHARACTERISTICS 
CURVE AS MEASURED ON CURVE TRACER "-.... 
,/ 
'SPICE' SIMULATION WITH PARAMETERS 51 
MEASURED AS RECOMMENDED BY GETREU 
4-- NOTE RESISTIVE SATURATION CHARACTERISTIC 
120 
o 0 .80 1.60 2.40 3.20 4.00 4.80 5.60 
VCE (V) 
N.B. GAIN OUTSIDE SATURATION IS FAR LOWER IN THE 'SPICE' 
SIMULATION AS THE PEAK GAIN WAS RECORDED AT 
VCB = 0 V ON THE TRANSISTOR TERMI NALS. 
~.3 THE FIRST GRAPHICAL MODEL, 'MODEL l' 
Two graphical models were developed in this study, and although the 
second was preferred to the first because it proved to be more simple to use 
and was more accurate, the first model is also presented as it does satisfy 
most of the objectives laid down for a graphical model. A suitable model 
should 
(a) be simple but nevertheless fairly accurate; 
(b) have model parameters that relate simply to easily 
measurable device parameters; and 
(c) be of use to both device and circuit designers. 
4.3.1 A description of 'Model l' 
As a basis of the first model, it was assumed that extension of the 
IC vs VCE curves in region 2 should intercept at some, hopefully unique 
point, typically where the values of V CE and IC are negative. The inter-
cept values are termed the Quasi-saturation Voltage, VQS' and the Quasi-
saturation Current, IQS' 'Model l' is shown in Figure 4.4 (page 122). 
The collector cut-off characteristic is the classical model given by Burger 
and Donovan46 , and this part of the characteristic is shown in more detail 
in Figure 4.5 (page 122). 
4.3.2 Shortcomings of 'Model l' 
In use, Model 1 had a number of shortcomings, listed below. 
(a) Difficulty was experienced in measuring VQS and I QS ' There 
was no direct method of obtaining these values and it was 
necessary to extrapolate from IC vs VCE measurements. It 
was also found that the values obtained varied greatly 
according to which operator performed the measurements. 
(b) The values of VQS and IQS were valid for less than a tenfold 
change in collector current Ic before new estimates had to 
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MODEL I FOR TWO-REGION SATURATION : DISCRETE TRANSISTOR FED WITH SIX EQUAL INCREMENTS OF BASE 
CURRENT. 
NOTE : THIS MODEL IS AN EXTENSION OF THE EARLY 
VOLTAGE CONCEPT TO PREDICT VALUES OF IC 
IN REGION 2, THE QUASI- SATURATION REGION 
REGION I COLLECTOR CUT - OFF REGION : 
THE TRANSISTOR IS IN SATURATION 
HERE 
REGION 2 - QUASI- SATURATION REGION 
REGION 3 - NORMAL OPERATION REGION 
OBSERVATION: GAIN CROWDING AT FG COMPARED 
TO DE DOES NOT APPEAR AS 
RS 
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FIGURE 4 .4 FIRST MODEL FOR TWO REGION SATURATION 
SATURATION IN MODEL 
(figure 4 . 5 above) 
This common, but inaccurate representation 
of bipolar transistor saturation is difficult 
to apply, as large variations in Rs are found 
for different operating conditions . 
(SLOPE )-1 = RS 
/ 
"'" " " 
Rs is the saturation resistance 
RC is the collector resistance 
/ / REGION 2 I N MODEL 1 
Curves I, 2, 3 and 4 are produced by 





COLLECTOR-EMITTER VOLTAGE, VeE (mV) 
FIGURE 4.5 THE CONSTANT SATURATION RESISTANCE REPRESENTATION OF ~llTtlRllTlnN 
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in practice it was also found that the slope of the actual 
quasi-saturation characteristic tended to decrease at higher 
current levels, instead of increasing as indicated in this model. 
(c) No unique value of saturation resistance RS could be deter-
mined in the high-voltage transistors investigated, where 
2 
emitter current densities did not exceed about 0,5 A/mm • 
This inconsistency was the result of differing drive 
conditions causing variations in RS. 
(d) The model had no physical basis that could be cited as a 
justification for assumi ng that convergence to a unique 
set of values of VQS and IQS should occur. 
4.4 'MODEL 2', A SIMPLER AND MORE ACCURATE GRAPHICAL MODEL 
In view of the potential value of Model 1, a second graphical model 
with fewer shortcomings than Model 1 was proposed in order more adequately 
to meet the requirements listed at the beginning of Section 4.3. This model, 
termed Model 2, covered all three regions of operation of a transistor below 
breakdown. Model 2 is shown in Figure 4.6 (page 124). As the equations for 
operation extend downwards from normal operation through quaSi-saturation 
into cut-off, the model is described in this order. In more general appli-
cation of the model, to prevent unrealistically high collector currents from 
being predicted, a correction factor was included for gain crowding at high-
injection currents. Compensation for temperature effects was also included 
into the model. 
4.4.1 Region 3 Normal operation characterized by the Early voltage, VE 
Referring to Figure 4.6 (page 124), the normal operation region is 
that where VCE > RC x IC' for any given value of IC' and the collector 
current is calculated using the classical Early voltage equation47 : 
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FIGURE 4 .6 DISCRETE TRANSISTOR : TWO-REGION SATURATION GRAPHICAL MODEL : MODEL 2 
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Region I : Less than cut- off: The cut-off model is used for calculating Ie 
Region 2 : In quasi-saturation: The quasi - saturation model is used for calculating Ie 
Region 3: Normal operation: Ie is calculated using the Early voltage 
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hFEM is termed the 'Process Gain' and is the common 






is the base current; 
is the collector current; 
is the applied collector-emitter voltage; 
is the Early voltage; and 
is the 'Model 2 Knee voltage' at the transition to normal 
operation in region 3; it is a function of the collector 
current IC and the collector resistance RC· 
(VK should not be confused with the knee voltage VCEK ' 
defined specifically for the TR2 - Issue 3 Specifi-
cation, as shown in Figure 2.2 (page 13), because 
VCEK is not related in definition to the collector-
region reSistance, RC.) 
Region 2: Quasi-saturation operation 
Although good physical analyses of saturation, including quasi-
satur"ation effects, have been gi ven by Clark48 , Chudobiak49 and Hower50 , 
none of these analyses was suitable for simple numerical modelling, owing 
to the large number of physical parameters that would need to be measured 
or estimated. At best, only the device designer would be able to use these 
models, and even then only in a sufficiently well-characterized process. 
4.4.2.1 An entirely new parameter: The Quasi-saturation Resistance, RQS 
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Observation of the quasi-saturation characteristics of a large number 
of devices under emitter injection conditions of less than 0,5 A/mm2 led to 
the conclusion that the best graphical approach was to assume that the IC vs 
VCE characteristics formed a family of parallel lines in region 2, the quasi-
saturation region. This conjecture is certainly plausible if Figure 4.1 (page 
116) and Figures 4.2a and 4.2b (page 118) are considered. Assuming this, the 
inverse of the slope of the collector characteristic has the dimensions of 
resistance a constant resistance in fact, if the lines are parallel. 
This is an entirely original proposition, and this resistance is termed the 
'Quasi-saturation Resistance', RQS. Figure 4.6 (page 124) shows the 
graphical representation of this parameter. 
2 
Except at high-injection levels of greater than 1 A/mm , where the 
collector characteristics may be very distorted, it is a simple matter to 
measure R
QS
• The method found to be most successful and repeatable 
with a number of different operators was to take the gradient between two 
points on the IC vs VCE characteristic. These points were at 20 per cent 
and 80 per cent along the quasi-saturation characteristic and were measured 
at the onset of quasi-saturation at low-injection levels. 
It was also found that one value of RQS was sufficient to character-
ize quasi-saturation operation. accurately enough for the full range of current 
densities encountered for both the PT014 discrete transistor and the PT018 
integrated Darlington transistor at all specified operating conditions. 
Since RQS was being assumed constant, and the collector resistance RC 
was a constant proportional to the area of the device, the ratio of RQS/RC 
was a constant. This quantity is termed the Process Constant, PC. In 
practice it was found that the value of PC ranged from about 1,2 to 2,4 
depending on both type and manufacture of the device. From a number of 
measurements made on the four different transistor patterns available at 
NEERI, it was also found that the geometry and area of devices, when these 
were made by the same process, did not have any effect on the value of PC : 
the process used was the major factor influencing PC. 
4.4.2.3 Calculation of collector current in region 2 using RQS 
------------------------------------------------------
From Figure 4.6 (page 124), considering regions 3 and 2 
= 
where the symbols are as given in Section 4.4.1 for region 3, 
and RQS is the newly defined parameter, the Quasi-saturation 
Resistance. 
4.4B 
4.4.3 Modelling the saturation and cut-off regions 
It was noted in Section 4.3.2 that there was no uniquely defined 
saturation resistance RS that was acceptable for modelling. Therefore 
a new model termed the Constant Cut-off Voltage Model was proposed, and 
this is described below. 
4.4.3.1 The Constant Cut-off Voltage, Veo 
~~asurements were made on a wide range of medium-power devices, 
some exhibiting marked quasi-saturation effects, and others not. The 
results have shown that the transition from cut-off to active transistor 
operation takes place at a virtually constant voltage, generally in the 
region of 0,15 to 0,3 V. This held for virtually all collector currents 
2 below the injection level of 0,5 A/mm. Figure 4.7 (page 128) illustrates 
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that the voltage at which the transition occurs from cut-off to normal 
transistor operation or quasi-saturation operation, was virtually constant 
over more than four decades of collector current. This 'constant voltage' 
was termed the Constant Cut-off Voltage and is represented by the symbol VCO. 
4.4.3.2 The Conduction Threshold Voltage, VCT 
Active transistor action was found to cease at a threshold 
voltage in the region of 25 mV (: kT/q) at low-injection levels. This 
'constant voltage' was termed the Conduction Threshold Voltage, V
CT
. 
At higher values of base current there is a tendency for VCT to dec-
rease, but this decrease was neglected as it was found during the computation 
of Ic vs VCE for the Darlington transistor (described in Section 4.6.4, page 
151) that the cut-off conditions matched the measured values very well in 
terms of the general reqUirements for a model, as given in Section 4.3. 
4.4.3.3 The graphical cut-off model for region 1 ----------------------------------------
The cut-off model for region 1 is shown in Figure 4.8 (page 129), 
and it incorporates the two new parameters the cut-off voltage Veo 
and the conduction threshold voltage VCT • The collector current in the 
Figure 4.7 
Collector cut - off characteristics of a PTOl4 transistor. · 
The four figures, spanning over four decades of coli ector 
current, show quite clearly that the transition to normal 
operation (or quasi - saturation at higher collector currents) 
takes place at an almost constant voltage which, for the 
large number of device types tested, was generally between 






















FIGURE 4.8 DISCRETE TRANSISTOR: CONSTANT CUT - OFF VOLTAGE MODEL 
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cut-off region is calculated as follows. Starting with equation 4.4B, the 
current leo at the transition from cut-off to quasi-saturation is given by 
As the transistor is assumed to cease operation at 
= 25mV, which is kT/q, then : 
= leo x (VCE - kT/q)/(VCO - kT/q). • • • • • • • • • • • • •• 4.4 C 
In practice a default value of T = 300 oK (27 °C) was used. 
4.4.4 Correction for high-injection operation 
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Model 2 in its basic form was found to be quite adequate for simu-
lating the operation of the PT014, and later the PT018 Darlington transistor, 
under their specified operating conditions. In order, however, that the 
model should be of more general application, it was necessary to include 
the effects of decrease in gain at high-injection levels, so as to obviate 
the likelihood of unrealistically high currents being predicted. As quasi-
saturation was not normally encountered at very low injection levels, where 
Model 2 simply excludes the phenomenon by showing a normal transistor 
characteristic with immediate transition from region 1 to region 3, no 
attempt was made to cover gain crowding at very low collector currents. 
It was noted that the transition from region 2, quasi-saturation, to 
region 3, normal operation, became ill-defined, particularly at injection 
2 levels above 0,5 A/mm. As the collector resistance HC was a necessary 
constant in Model 2, a further graphical model, compatible with Model 2, was 
developed to compensate for high injection and to enable use to be made of 
values of collector resistance HC measured at lower injection levels. 
The gain of a number of high-voltage transistors was measured over 
a wide range of collector currents, with the collector-emitter voltage equal 
to the knee voltage, as given by 
VCE = VK = RC x Ir 
. . . . . . . . . . . . .. 4. 4D 
For the PT014 and both the driver and output stages of the PT018 
(measured separately) the gain was constant up to about 0,3 A/mm2 and was 
simply the same as the value of the process gain, hFEM, used in Model 2. 
Figures 4.9a and 4.9b (page 132) show the normalized gains of the 
PT014 and PT018 measured as a function of current density. On the log-log 
scales used, it is seen that above a collector current density J C of about 
1 A/mm2 the decrease in gain becomes linear and is of the form 
• • • • • • • • • • • • •• 4.4 E 
where hFE is the gain at collector current density J C' 
and both D and C are constants for the device. 
By extrapolating the linear portions of the graphs to meet unity 
normalized gain at a limiting collector current density termed the 'Knee 
Current Density' J K it was possible to use equation 4.4E to calculate 
the gain of the transistor in the gain droop region for current densities 
exceeding J K• 
The Knee Current Density J K, when divided by the corrected 
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collector area of a transistor, is equivalent, in principle, to the Knee 
Current IK used for approximating high-current injection in the modelling 
program 'SPICE,S1 The two are equivalent only provided that the measure-
ment is carried out in accordance with equation 4.4D above. This fact is 
easily overlooked when the knee current of a transistor is measured, and can 
lead to values of IK which, when measured at an applied VCB = 0 V, are more 
than ten times too low for many high-voltage transistors. Reference to 
Figure 4.3 (page 120) shows how grossly misleading results can be arrived 
at if equation 4.4D is disregarded. 
For computation, only the slope D is required, together with the 
Knee Current Density J K such as shown in Figures 4.9a and 4.9b (page 132). 
A number of measurements that were made have shown that J K (or IK, if the 
active area of the the device is not known) may be found using hFE : 0,7h
FEM 
measured at a collector voltage level that is in accordance with equation 
4.4D. 
1,5 
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A comparison of Figures 4.9a and 4.9b (page 132) for the PT014 and 
the PT018 output stages respectively, reveals that, despite the considerable 
differences in layout and epitaxial layer thickness and resistivity, the knee 
current densities are very similar, whereas the slopes of the gain fall-off 
characteristics differ greatly. This behaviour was also confirmed with 
medium-power, high-voltage devices from other manufacturers. For the pur-
poses of the computations described later in this chapter, default values 
of J
K 
= 0,65 A/mm2 and D = 2 were used, so that direct comparison with 
measurements on PT018 devices was possible. 
4.4.5 Temperature correction for Model 2 
The temperature dependence of hFEM' RC' RQS and PC was investigated, 
and methods for temperature compensation of these parameters are presented 
in this section. 
When measured in the normal operating region (region 3 of Model 2) 
the gains of a number of transistors increased with temperature, with a 
linear coefficient of about 5 x 10-3/ 0 C, as may be seen in Figure 4.10a 
(page 134). This behaviour was in accordance with the figure presented by 
Burger and Donovan31 • A totally different state of affairs was encountered 
when gain was measured as a function of temperature with the devices operating 
in region 2, quasi-saturation. Figure 4.10b (page 134) shows that in this 
condition both negative and positive temperature coefficients may be encoun-
tered. For this reason it was important ~o consider all the key parameters 
introduced with Model 2, so that meaningful temperature corrections might be 
computed. 
4.4.5.1 Temperature corrections for RC' the theoretical aspects -------------------------------------------------------
If temperature-compensated gains were to be calculated, it was 
necessary to introduce a temperature correction factor to relate the collector 
resistance RC and the quasi-saturation resistance RQS to temperature. In 
this sub-section it is shown that a logarithmic correction factor is the most 
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Hamilton and Howard52 provided useful data on the thermal behaviour 
of the properties of bulk silicon. In their Figure 8.3a the conductivity of 
o 
N-type silicon was plotted as a function of temperature over the range -50 e 
to 250 °e. For silicon with a bulk resistivity of between 1 and 100 ohm.em 
the resistivity increased with increasing temperature. Under these condit-
ions a power series, shown in equation 8.9 of this reference, was simplified 
to a first-order approximation : 
R(T) - R(T ) x {1 + d x (T - T )} . . . . . . . . . . . . .. 4. 4F o 0 
where 
R(T) is the silicon resistance at temperature T; 
R(T ) 
0 
is the silicon resistance at temperature T . 0' and 
d is the temperature coefficient of resistance for the 
temperature range being considered. 
This equation could be used to compute the collector resistance Re 
of a high-voltage transistor. The main disadvantage of equation 4.4F was 
the fact that it was accurate over only a relatively small temperature range. 
Figure 8.5 in Hamilton and Howard52 shows that for an epitaxial resistor, the 
coefficient d drops by a factor of almost two over the temperature range 
300 e to 1300 e. 
As an alternative approach, Martinelli et al. 53 have made use of 
an exponential equation of the form 
• • • • • • • • • • • • •• 4.4 G 
where 
kT is the product of Boltzmann's constant and absolute 
temperature; 
Ea is an empirically determined activation energy for 
the particular resi stive property of the device; 
RT is the resistance at temperature T; 
R300 is the resistance at 300 oK. 
Equations 4.4F and 4.4G differ in form, but do express an increase 
in RC with temperature, and in principle both could be used for computing 
RC at a given temperature. No direct information could be deduced on the 
temperature dependence of the quasi-saturation resistance RQS ' so this 
relationship was investigated experimentally. 
4.4.5.2 Evaluation of RC' RQS and PC as a function of temperature ---------------------------------------------------------
136 
As predicted in the section above, and in accordance with the physical 
model of Chudobiak49 , the value of RC was found to increase with temperature. 
In the measurements made, the best linearity was obtained when the logarithms 
of both RC and RQS were plotted as a function of temperature. Figure 4.11 
(page 137) shows the results for a PT014. 
Here further confusion arose, as neither equation 4.4F nor 4.4G was 
equivalent to such a logarithmic function. The difference between the two 
theoretically derived equations and the experimentally derived relationship 
could be reconciled only if it was accepted that RC over the temperature 
range 20 °c to 170 °c changed absolutely by a factor of only about two, and 
that under these conditions any of the three relationships would be suffic-
iently accurate. 
Figure 4.12 (page 137) shows the process constant PC plotted as a 
function of temperature on a linear scale. A general downward trend with 
increased temperature is obvious. 
4.4.5.3 Process Gain, hFEM' as a function of temperature 
Process Gain, hFEM' was also temperature-dependent and could be 
compensated for using a linear equation similar to that given for collector 
resistance in equation 4.4F. Two main precautions were observed in making 
measurements for the temperature coefficient: first, it was necessary to 
ensure that the transistor was operating at a collector current close to the 
value for peak current gain, and secondly the collector-emitter voltage was 
set to a value slightly above the knee voltage VK, using equation 4.4D. In 
practice the measured temperature coefficients did not differ markedly from 
the figures of 5 x 10-3/ 0 C given by Burger and Donovan31 , and 8 x 10-3/ 0 C 
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4.5 NUMERICAL SIMULATION USING MODEL 2 
Model 2 as also the associated equations derived in Section 4.4, 
lent themselves to numerical simulation. Figure 4.13 (page 139) shows a 
flow diagram of the computer program written to calculate the collector 
current of a transistor operating in any of the three regions described, 
and the FORTRAN listing is presented in Appendix 4.1 (page 247). 
4.5.1 Simulation of the output stage of the PT018 transistor 
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As an example of the use of the numerical model, the collector 
characteristics of the output stage of a PT018 transistor were simulated 
using the parameters as listed in Appendix 4.2 (page 248), and the results 
were plotted as shown in Figure 4.14a (page 140). The results of the program 
were in accordance with Model 2 and in addition, gain crowding at higher-
injection levels may be seen. Figure 4.14b (page 140) shows how numerical 
smoothing of the data used for Figure 4.14a produced a set of collector 
characteristic curves that compared well with actual measurements made on 
the output stage of a PT018, shown by dotted lines. 
4.5.2 Temperature effects 
To ensure that the numerical model handled variations in temperature 
adequately, measurements were made on a PT014 transistor at 25 °c and 125 °c, 
and the measured collector current curves are presented in Figure 4.15 (page 
141) together with the curves computed from data for the PT014 given in Appen-
dix 4.2 (page 248). Clearly the numerical model provides data that are 
sufficiently accurate for the majority of applications. 
4.5.3 Merits of Model 2 
Model 2 was set up with a specific objective in mind, viz that of 
modelling quasi-saturation effects in medium-power, high-voltage transistors 
in order to predict the DC operating conditions. Considerable success with 
this aim was aChieved , as detailed in the following list. 
(a) Model 2 had none of the shortcomings of Model 1, as listed in Section 
FIGURE 4. 13 
FLOW DIAGRAM OF A COMPUTER PROGRAM TO CALCULATE THE COLLECTOR 
CURRENT OF A BIPOLAR TRANSISTOR USING I MODEL ~2_' __ ~ 
COMPUTE hFEM 
RC AND RQS AT 
TEMPERATURE T 
CALCULATE Ie IN 
REGION 3, THE EARLY 
VOLTAGE REGION 
WRITE Ie AND 
OTHER REQUIRED 
PARAMETER VALUES 
READ VALUES FOR VeE' 181 
Rc. RQS ,VE • hFEM • VeO ' JK 
A,C,D,T AND 
TEMPERATURE COEFFICIENTS. 
SET Ie : 0 
CALCULATE GAIN 
IN GAIN CROWDING 
REGION, hFE 
USE EQUATIONS 
~ ........ TO CALCULATE 
Ie IN REGION I 
YES USE EQUATIONS 
TO CALCULATE 
le IN REGION 2 
NOTE: EQUATIONS 4 .4A, 4.48, 4.4C AND 4 . 4E WERE USEDTOGE:-
THER WITH A LI NEAR TEMPERATURE COEFFICIENT FOR hFEM 
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FIGURE 4. 14 b SMOOTHED DATA FROM 'MODEL 2' AND ACTUAL 
MEASUREMENTS MADE ON THE OUTPUT STAGE OF A 
PTOIS . 
(Data for Figure 4.14a were smoothed using a 'moving average' technique . Larger 
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4.3.2 (page 121) except that the physical basis might still 
be argued. Experimental results from a wide range of tests 
on NPN transistors have shown this to be a readily usable and 
sufficiently accurate model. 
(b) Only two parameters, viz RC and RQS ' both of which are easily 
measured, were required uniquely to define quasi-saturation 
operation of a transistor. 
(c) The new parameters VCO ' the cut-off voltage, and VCT ' the 
conduction threshold voltage, required to characterize operation 
in the collector cut-off region, were both found to be virtually 
constant, so that default values gave good accuracy. 
(d) Although the model was a straight-line approximation, it 
yielded accurate results and, indeed, as will be seen when the 
modelling of the integrated Darlington transistor is described, 
the linear nature of the model has merit, as transitions between 
the operating regions of transistors may be seen clearly, and this 
readily simplifies design optimization of a device. 
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The model has subsequently been shown to have far wider application, 
ranging from small low-voltage devices through high-voltage power devices 
to integrated devices such as the Darlington transistor. A detailed analysis 
of the Darlington transistor is given in Sections 4.6 and 4.7. 
4.5.4 Limitations of Model 2 
It has been found that the application of Model 2 has its limitations 
and caution should be exercised in applying the model to the cases listed 
below. 
(a) If Model 2 is used for the A.C. analysis of circuits, this 
will lead to incorrect results when distortion products are calcu-
lated, owing to the linear nature of the model. The problem would 
be particularly manifest when transitions from regions 1 to 2, and 
2 to 3 are encountered. It should be noted here that the simulation 
program 'SPICE' was not blameless in this area either, as may be 
seen from Figure 4.3 (page 120), showing only a small amount of 
rounding of the transition from the resistive saturation region to 
normal operation. 
When Smithies54 , used 'SPICE' to analyze a multi-frequency (MF) 
dial amplifier incorporating high-voltage transistors, it was 
found that the measured and predicted AC harmonic analyses did 
not agree at all well. This was doubtless the result of both 
poor modelling of saturation by 'SPICE', and the rather abrupt 
transition from saturation to normal operation predicted by this 
program. 
Numerical shaping could be applied to the results from Model 2, 
as was shown in Figure 4.14b (page 140), but this would certainly, 
as a first move, entail computing the collector characteristics at 
a number of pOints surrounding the particular operating point. 
This computation would be a slow procedure in a sequential analysis 
of collector currents, as was performed for the MF dial, unless 
data from the computation of sequential points were re-used and 
an interpolation technique applied to round off the transitions. 
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(b) If no correction for high-injection levels is applied, the use of 
Model 2 has an arithmetical limitation that must be guarded against, 
and which is described below. 
The limitation was encountered when it was attempted to use Model 2 
to minimize the area of a device that should meet given operating 
conditions in quasi-saturation. Figure 4.16 (page 144) shows a plot 
of hF~M vs RC for a hypothetical transistor with a process constant 
PC of 1,5, a base drive of 10 mA, VCE = 1 V and IC = 1 A. It is 
seen that initially as RC increases, the increase in hFEM necessary 
to yield the required collector current is also large. The curve, 
however, flattens out, indicating an unrealistic condition of 
virtually no increase in required process gain to meet the operating 
conditions for increasing values of RC. 
Although the limitation mentioned did not manifest itself in compu-
tations of collector current as a function collector-emitter voltage for 
the values of gain and current denSity that were used in the design of both 
the PT014 and PT018, it will be seen i n the detailed analyses of the PT018 
Figure 4 . 16 
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that follow in Sections 4.6 and 4.7, that the incorporation of a correction 
for high-injection levels adequately compensated for this shortcoming in 
the basic model. 
4.5.5 Possible wider application of Model 2 
In the case of a large variety of low to medium-voltage devices 
covering the whole power spectrum, the onset of high-injection effects may 
almost coincide with the onset of quasi-saturation, and indeed gain crowd-
ing due to high-injection effects might be greater. The application of 
Hodel 2 has not as yet been thoroughly pursued for these conditions and 
further investigation is required to determine its full scope. However, 
high-resistivity silicon epitaxial wafers may be procured with ease, and 
the author has noted that the collector-emitter breakdown voltage limits 
specified for modern transistors are regularly exceeded, often by as much 
as a factor of two. In these cases the probability of a significant 
modification to the saturation performance of a device OWing to quasi-
saturation should not be overlooked, and use of Model 2 would make it 
possible to predict operating conditions more accurately. 
4.6 MODELLING THE INTEGRATED DARLINGTON TRANSISTOR WITH 'MODEL 2' 
In this section is described the very successful application of 
Model 2 to a design verification of the PT018, it being found that the 
design of the device was well optimized. 
-
4.6.1 Precedents in designing Darlington transistors 
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A comprehensive analysis of Darlington transistor design was published 
by Wheatley and Einthoven55 in their classic paper on how the area of multi-
stage Darlington power transistors should be proportioned. That this paper 
is of great value to the designer of low-voltage, high-power devices is 
undisputed, but the analysis presented was general in nature and fall-off in 
gain was dealt with only in terms of the drop that occurs at high emitter-
injection levels. Collector effects leading to quasi-saturation operation 
were not considered. In addition, a number of parameters introduced in this 
publication would not be available to a circuit designer, nor would they be 
of interest. 
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4.6.2 Background information for modelling the PT018 using Model 2 
A cost-effective design for the PT018 Darlington transistor was 
achieved by minimizing the area of the device by operating the output stage 
in quasi-saturation at the speci fied upper current limits. For the oper-
ating conditions encountered, the active area of the device was such that 
operation was always below the knee current I K• Armed with Model 2, it was 
possible to simulate a wider range of conditions than those considered in 
Chapter 3, but in order that a design verification exercise could be carried 
out on the PT018, it was first necessary to confirm or establish the inform-
ation listed in the following sub-sections. 
The collector resistance RC should be proportional to the 
active area of the device. Measurements made on both discrete high-
voltage devices and the driver and output stages of integrated Darlington 
transistors, all fabricated on t he same wafer, have shown that if the 
correction for active area given in equation 2.6B (page 37) is applied, 
the measured and predicted values of collector resistance are in close 
agreement. This observation covered a range of devices that had corrected 
areas differing by a factor of up to nine. 
4.6.2.2 Process constant PC to be independent of device area and layout ---------------------------------------------------------------
The process constant PC , which is equal to the ratio RQS/RC' 
should be a constant independent of the active area and geometry of the 
device. It could be shown that this was the case for both the prototype and 
production versions of the integrated Darlington and the adjacent discrete 
drop-in test transistors, but it should be borne in mind that planar epi-
taxial structures had been used, where the N+ substrate served as the 
collector contact. Integrated circuit transistor layouts, where there is 
a passive element of collector resistance dependent on the layout of the 
transistor, could easily show a layout-dependent value of PC. 
The value of the base-emitter voltage (vBE2 ) of the output device 
had to be determined in order that the collector-emitter voltage of the 
driver transistor (veE1 ) could be calculated. The relationship between 
V
BE2 
and the base current of the output stage, I B2 , is derived in 
Appendix 4.3 (page 250) and is 
• • • • • • • • • • • • •• 4.6 A 
where 
k is Boltzmann's constant; 
K is a constant for the output device when operating 
with collector current flowing; 
q is the electronic charge ; 
RB2 is the passive base resistance of the output stage; 
T is the absolute temperature. 
In practice it was found that equation 4.6A gave a better fit to 
measured VBE2 characteristics if a factor l was included as kT/lq. The 
value of l was typically about 0,8 for a transistor operating in the active 
region. (Sukheeja56 has reported the use of a constant such as l for the 
case of diodes or the emitter-base junctions of transistors operating with 
no collector current. The principle of inclusion of the constant l into 
equation 4.6A has been found to be equally applicable in the calculation of 
the base-emitter voltage for an active transistor.) 
In early measurements made on discrete devices exhibiting quasi-
saturation, it was noted that with constant base current, the base-emitter 
voltage increased rapidly as the device passed through region 1 to region 
2. In region 2 the base-emitter voltage varied only slightly, and then 
tended to approach a constant value only when the device reached normal 
operation in region 3. Values for K and RB2 that were used were measured 
at the transition to region 3. Nevertheless, agreement between measured 
and modelled results for the PT018 was excellent, with collector-emitter 
voltages even as low as 1 V. 
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4.6.3 Simulation of the PT018 integrated 
Darlington transistor using Model 2 
The equivalent circuit of the Darlington used in the simulation 
is shown in Figure 4.17 (page 149). It consists of two transistors with 
the same process constant PC and values of collector resistance that can be 
scaled according to the active areas of the devices. The scaling factor 
was the Area Ratio N', the ratio of the active area of the output stage to 
the active area of the driver stage. As the devices were adjacent, the 
gains were identical. The computer program referred to in Section 4.5 was 
of immediate application in the computation of the collector current of the 
Darlington transistor. 
The only difficulty that arose in this simulation was in calcu-
lating VBE2 directly, using equation 4.6A (page 147). A regression 
technique was adopted, a rather low estimate of VBE2 (O,45V) being made 
in the first iteration to ensure that the driver was in the active region. 
With a given value of ~ and VCE a first estimate was obtained of the 
driver emitter current I E1 • Using equation 4.6A a new value of VBE2 
(and hence VeE1 ) was obtained. This procedure was repeated until the 
change in VBE2 on successive iterations was less than 0,1 mV. For further 
iterations in the progress of the program it was possible to use as a 
starting value a better estimate of VBE2 , derived from earlier iterations. 
It was important that this regression should be carried out rapidly if 
program times were to be minimized. If large changes in VBE2 were allowed 
during the regression, then instability could occur. It was necessary to 
test for stability and to relax t he change in VBE2 to a value small enough 
to ensure stability and yet provide rapid regression to an accurate value. 
Once VBE2 had been established, it was a straightforward matter 
to calculate the operating conditions of the driver and output stages, 
and thus of the Darlington transistor as a whole. 
The flow diagram of the program used to compute the collector 
current of the integrated Darlington transistor as a function of collector-
emitter voltage is given in Figure 4.18 (page 150). The FORTRAN listing 
of the program is presented in Appendix 4.4 (page 251). 
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FIGURE 4.17 
Simulation of the integrated Darlington transistor 
EQUIVALENT CIRCU IT 
T1 ~s the driver transistor. 
T2 ~s the output transistor, having an area greater than that 
of the driver T1 by a factor N'. 
R2 represents the Model 2 parameters for the collector resistance 
of T2 (Re) and the quasi-saturation resistance of T2 (RQS)' 
R1 represents the scaled values of collector resistance and quas~-
saturation resistance of the driver, T1. The values are 
N' x ~e and N' x RQS respectively. 
~2 ~s the base resistance of T2, and the voltage drop across 
~2 plus the forward emitter-base junction voltage of T2 
are subtracted from the Darlington collector-emitter voltage 
to give the collector-emitter voltage of T1. 
EACH TRANSISTOR STAGE IS MODELLED SEPARATELY USING 
MODEL 2 
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FIGURE 4. 18 
FLOW DIAGRAM OF A COMPUTER PROGRAM TO CALCULATE THE COLLECTOR 
CURRENT OF AN INTEGRATED DARLINGTON TRANSISTOR. 
COMPUTE h FEM , 
Rc AND Res AT 
TEMPERATURE T 
USING N'CALCULATE RCI 
AND Res I FOR THE DRIVER 
SET INITIAL VBE 2 = 0,45 V 
CALCULATE DRIVER EMIT-
TER CURRENT IE I USING 
THE FUNCTION-*- FOR THE 
DISCRETE TRANSISTOR 
MAKE A NEW ESTIMATE 
OF VSE2 
CALL FUNCTION* FOR 
THE DISCRETE TRA NSI-
STOR AND CALCULATE 
OUTPUT DEVI CE COLLEC-
TOR CURRENT Ie2 
CALCULATE TOTAL COL-
LECTOR CURRENT Ic 
FOR THE DARLI NGTON . 




READ VAUJES FOR VCE , IB, 
Rc,Res,VE,hFEM,Voo,Rs2, 
J K, K,N', A, C,D, T AND 
TE M PERATURE COEFFICIENTS 
NO 
UPDATE VSE2 
TO LATEST VAWE 
I , 
* THE FUNCTION IS A PROGRAM SIMILAR TO THAT IN FIGURE 4.13 FOR 
CALCULATING THE COLLECTOR CURRENT OF A BIPOLAR TRANSISTOR 
USING MODEL 2. 
15 0 
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4.6.4 Computed and measured IC vs VCE characteristics of the PT018 
To verify that it would provide the D.C. transfer characteristic of 
the PT018, the simulation program was run with the parameters listed in 
Appendix 4.2 (page 248). Figure 4.19 (page 152) shows the measured and 
computed curves of Ie vs VCE • Agreement was better than 10 per cent over 
the range 0,8 V to 100 V, the upper limit that could be reached at the NEERI 
Laboratory before thermal effects caused large errors. 
Later measurements by Smithies39 and ParSley40, on the O.N. transistor 
in the Disa telephone with surge tests of up to 350 V, using equipment for 
high-voltage transient testing at the Post Office Telectronic Institute, gave 
measured collector currents that were in good agreement with those predicted 
by the model. 
Model 2, initially developed to model saturation effects, was thus 
also able accurately to predict the transfer characteristics of the Darling-
ton transistor over almost three decades of applied collector-emitter voltage, 
making it a useful tool in predicting currents that would be measured during 
transient overvoltage conditions. 
The computed curve in Figure 4.19 (page 152) shows small irregular 
changes in the slope of the collector current curve over this wide range of 
voltages. It will be shown in Section 4.7.1 that this is a useful property 
of the model which makes it possible easily to identify the operating 
regions of both stages of the Da:lington. 
4.6.5 Use of Model 2 to minimize the area the Darlington transistor 
Here the simulation program for calculating the collector current 
of a Darlington transistor was used together with a process constant PC 
of 1,5 and an area ratio N' of output to driver of 6, being the actual ratio 
used in the PT018. The value of hFEM' or the 'Process Gain' as it was 
termed, was calculated as a function of the collector resistance of the 
output stage RC2 to obtain a value for the Darlington gain that would 
meet the O.N. and impulsing gain requirements for the IPB telephone, as 
listed in Table 3A (page 62). 
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Figure 4.19 
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MODE L: COMBINED 3 REGION FOR DARLINGTON USING 'MODEL 2' . 
BASIC TRANSISTOR PARAMETERS MEASURED AND USED IN THE COMPUTATION : 
Re = 80 Jl. RQS = 120...n.. 
hFEM = 68 N° = 6 
VE = 1000 V 
BASE CURRENT: 69 p A 
Figures 4.20a and 4.20b (page 154) show the process gain as a 
function of collector resistance. Both these curves have the same basic 
form and there are five distinct segments as listed below. 
(a) The flattest segment of the curve, AB, corresponds to the 
condition where both the driver and output stage are in 
region 3, normal operation. 
(b) In segment BC where the process gain begins to rise fairly 
slowly, and the output stage is in region 2, quasi-saturation. 
(c) The third segment, CD, is that where the process gain rises 
even more rapidly owing to the driver moving into region 2, 
quasi-saturation. 
(d) For the fourth segment, DE, high-injection gain droop commences 
in the output stage, above the knee current density JK, and 
further compounds the increase in required process gain. 
(f) For the fifth segment, EF, high-injection gain droop commences 
in the driver, resulting in the greatest increase in process gain. 
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In choosing an appropriate value of collector resistance, it was 
clear that the decision to operate the driver in region 3, normal operation, 
and the output stage in region 2, quasi-saturation, was a sound decision, as 
any attempt to put RC above about 80 ohms would have had two consequences 
firstly it would have been necessary to have had exceptionally good process 
control to meet both gain and breakdown requirements, and secondly the 
quasi-saturation resistance would have increased proportionately to collector 
resistance and materially added to the impedance of the telephone, to the 
detriment of transmission performance. 
4.6.6 The PT018 shown to be an unexpectedly conservative design 
The active area actually required was determined by using the upper 
limits for epitaxial layer resistivity and thickness given in Section 3.8.1 
(page 95) and calculating the collector area, A t' that was required to ou 
give RC = 80 ohms, using the relationship 
A out = 
= 
100 x {rePi x (tepi - 8)}/80 
0,582 mmf 











Figure 4 . 20 a 
Darlington process gain vs Rc with the correction for high injection levels included 
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Figure 4. 20 b 
Darlington process gain vs Rc with the correction for high injection levels included 
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where 8 pm is the epitaxial layer thickness used in processing. 
In calculating the area of the driver, it should be noted that the 
figures obtained from measurements of RC2 and RC1 ' the collector resistances 
of the output and driver stages respectively, yielded a ratio of approxi-
mately 6 for RC2 /RC1 • Using N' = 6 the driver area should be : 
= ° ,097 2 mm • 
In Table 4A below, these computed areas ' are compared with the actual 
areas of the PT018, corrected usi ng equation 2.6B (page 37). 
Table 4A Computed and measured active areas of the PT018 
Output transistor PT018 Driver transistor PT018 
Area (mm2) Periphery (mm) Area (mm2) Periphery (mm) 
0,3393# 8,43 0,0532# 1,36 
Eqn 2.6B & 62;un epi Eqn 2.6B & 62 pm epi 
AS USED 
2 2 A out = 0,60 mm Adr = 0,095 mm 
From 'Model 2' simulation Adr = Aout /6 SIMULATED 
2 2 A out = 0,582 mm Adr = 0,097 mm 
#The actual geometrical area of the emitters before correction. 
The agreement is excellent between the predicted areas required 
for the PT018 and those areas that were used in the actual layout. A most 
important point to note is that in Section 3.8.2 (page 95) it was shown 
that the actual active area of the Darlington that could be used was 
less than that actually required , solely for economic reasons. The sur-
prising finding from the simUlati on using Model 2 was that at a process 
gain of only 60, the area of the PT0 18 was sufficient to meet the satur-
ation reqUirements at the upper l imits for epitaxial resistivity and 
thickness. This was quite contrary to expectations, and the PT018 design 
was thus shown to be far more conservative than originally thought. 
Measurements made during the production of the PT018 confirmed that 
a minimum process gain of 60 was required in order that the device should 
meet the impulsing gain condition, thus lending considerable weight to the 
validity of the model. 
4.6.7 PTO 18 producti.on controls derived from the simulation 
During production it was found that the most critical step was that 
of 'targetting' the gain of the Darlington transistors accurately, using 
two 'pilot' wafers to obtain the emitter diffusion time. Only after this 
step had been successfully completed could the balance of the batch pass 
through emitter diffusion. A major difficulty was experienced in attempts 
to measure the gains of the Darlingtons accurately at the specified 3 V at 
125 mA and 1,8 V at 100 mAo This could not be done with the simple probing 
equipment in the diffusion area, as tests at these low voltages required 
'Kelvin' probes, where tpe current is forced in through two probes and 
voltages are sensed on another two. In addition the operation had to be 
carried out in darkness, because under ambient lighting conditions large 
photocurrents were produced in the high-gain Darlingtons. 
To solve this problem it was decided to measure the process gain 
of the output stage of the Darlington by itself. This was easily achieved 
with the simple probing equipment available. A lower limit of 65 for the 
process gain was used, derived using Model 2 with a small safety margin 
added. Measurements were made outside the quasi-saturation region at 
VCE = 10 V .and Ic = 60 mAo Under these conditions it was found that no 
special precautions were required with the probes used, and that it was 
not necessary to keep the device in total darkness. 
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In Section 3.8.1 it was estimated that, in production, the process 
gain would range between 100 and 300. This, in view of the results from the 
modelling, was revised to a range of 65 to 200. The net effect was that the 
peak in the distribution of VCEO(SUS) values moved from the anticipated 
value of 400 V to approximately 450 V, as may be seen in the distribution 
given in Figure 3.19 (page 102). 
4.6.8 Discussion of the PT018 design verification exercise 
The exercise has shown conclusively that the use of Model 2 coupled 
with information on the epitaxial layer specification, originally derived 
from Figure 2.13 (page 42), has not only verified the Darlington design, 
but has yielded results that were far closer to the data obtained in prod-
uction than the initial estimates made during the design of the Darlington. 
It still remained important to establish that N', the ratio of the 
active area of the output stage to that of the driver, had been optimized 
in the PT018 design. From Figure 4.20b (page 154), computed using the more 
stringent requirements for gain for the impulsing condition, it can be seen 
that with a maximum collector resistance of 80 ohms the driver is only just 
moving into the quasi-saturation region. Should N' be increased beyond the 
value of 6 that was used, it is certain that the performance of the Darling-
ton would suffer, as the net gain of the driver would drop. Conversely, if 
N' were decreased significantly by increasing the area of the driver, this 
would also yield little benefit, as the Darlington would increase in overall 
size but would not offer enhanced performance. The choice of N' = 6 thus 
appeared to have been extremely well founded. 
To conclude Section 4.6, it may be confidently stated that the 
optimization of the PT018 design required, as essential inputs, an acc-
urate knowledge of both the in-circuit operating conditions and a well 
characterized process technology . Lack of information in either direction 
would have led to the development of a device that would either not have 
met the electrical requirements conSistently or have been wasteful of 
silicon area. Both cases would have proved financially embarrassing. 
Certainly, it is now clear that the only way successfully to design 
a Darlington is first to undertake a complete evaluation of the process(es) 
available, and follow this evaluation by a thorough device design exercise, 
using Model 2 as an aid. 
4.7 MORE GENERAL APPLICATION OF MODEL 2 TO DARLINGTON DESIGN 
The purpose of this section is to demonstrate how Model 2 may be 
used in a more general sense in the design of Darlington transistors. To 
offer full generality would present a task of enormous proportions, thus 
parameters relating to the well-characterized PT018 integrated Darlington 
were used where required, and it is essential to appreciate that the 
computed curves refer specifically to the production process and layout 
methods used for the PT018, no unjustified and possibly misleading general-
izations being made. 
In fact, from the data presented, it is clear that as far too many 
variables can play an important role in Darlington transistor design, the 
use of a general simplified approach is precluded. To reinforce the view 
expressed at the end of Section 4.6 it must be stated that any design exer-
cise for a Darlington should be carried out in the full knowledge of the 
intended application(s) together with a knowledge of the production process 
characteristics. 
In all cases presented in this section, the approximation for high-
injection levels was included in the computer programs used. If this were 
not done, unrealistic results stemming from impossibly high collector curr-
ents would have grossly distorted the results, particularly where optimiz-
ation of current-handling ability was computed. All the values of the 
parameters used in the computations refer specifically to the PT018, and 
are listed in Appendix 4.2 (page 248). Case-specific parameter values are 
given on the graphs. 
From the examples given, use of the programs developed should make 
it an easy matter to analyze other transistor designs and applications, 
using the techniques described in this section. The parameters required 
for the simulations may be readily measured with standard, unsophisticated 
laboratory equipment. 
IC vs VCE characteristics 
Using constants given in Appendix 4.2 (page 248), IC was computed as 
a function of VCE for IB = 125 fA. As a contrast to Figure 4.19 (page 152), 
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graphs were drawn of the gains of the driver stage, output stage and the 
device as a whole, and these curves are presented in Figure 4.21 (page 160). 
This was done in order to gain a better understanding of the mode of oper-
ation of each stage of the Darlington. (It should be noted that owing to 
the wide range of operating voltages and currents presented, logarithmic 
scales were used on the abscissa and ordinate. These scales obscure the 
linear nature of the curves in the operating regions encountered in Model 2.) 
A discussion of the regions of operation of both transistor stages follows. 
(a) Driver transistor operating regions 
The driver passes predictably from VCT' the conduction threshold 
voltage occurring at a Darlington collector-emitter voltage VCE of 
about 0,7 V, into region 1, the cut-off region. At a VCE of 
about 1 V the driver passes into region 2, quasi-saturation, and 
at a VCE of 3 V reaches region 3, normal operation. 
(b) Output transistor operating regions 
Owing to the very low collector current the output device, contrary 
to expectation, commences operation in region 3, normal operation, 
and the gain drops rapidly with increased collector current as the 
device moves into region 2, quasi-saturation. The output transistor 
returns to operation in region 3 only when the collector-emitter 
voltage exceeds about 30 V. 
(c) The combined curve for the Darlington gain 
Four regions of operation are shown, and these are 
cut-off (driver transistor in region 1); 
driver transistor in region 2 and output transistor moving 
from region 3 to region 2; 
driver transistor in region 3 and output transistor in region 2; 
both devices operating in region 3; in this case it is worth 
while noting that the measured Early voltage of a two-stage 
Darlington transistor is just half that of a single transistor 
stage. 
Figure 4.21 
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Effects of the base resistance RB2 
In this instance the collector current of the Darlington transistor 
with 18 = 125 pA was computed for different values of ~2 and plotted as 
a function of VCE • The results are given in Figure 4.22 (page 162), from 
which it is clear that the value of ~2 has a significant effect . on the 
saturation performance of the Darlington, and that at 3 V and lower the 
gain is reduced markedly with increasing values of ~2. This is due to 
a reduction in the collector-emitter voltage of the driver, VCE1 ' which 
moves this stage from region 2 to region 1, the cut-off region. 
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In Section 3.6.4.8 (page 88) it was mentioned that one reason for 
using an interdigitated emitter structure was the possibility that the base 
resistance of the output stage could affect the saturation performance of the 
Darlington. Probed measurements on the drop-in */014 discrete transistors 
on a wafer with the Darlington transistors indicated, after scaling of the 
active area to equal the PT018, that the figure of ~2 would have increased 
from about 6 ohms to 10 ohms if an interdigitated structure had not been 
used. From Figure 4.22 (page 162) it may be seen that at collector currents 
of even below 150 mA this would have made a small but definitely detrimental 
difference to the saturation performance of the PT018 Darlington. 
Current handling limits of the Darlington 
In practice a circuit designer may have control only over the 
collector-emitter voltage and the base drive current of the Darlington, 
and may wish to use the device in a condition where one or both of the 
stages of the device are in a region where gain drops rapidly. A parameter 
over which the designer would not normally have control would for instance 
be the process gain, where the device would simply meet specified upper and 
lower boundary limits and the designer would have no direct information on 
how the device would perform at such high current levels. In the sub-
sections following it is shown, with the aid of Model 2, how the current-
handling capability is affected, firstly by the applied collector-emitter 
voltage - an external variable - and secondly by process gain, solely a 
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4.7.3.1 Current-handling limits as a function of VCE 
--------------------------------------------
In this section a process gain of 60 was used and the Darlington 
gain computed as a function of collector current by increasing IB at four 
fixed values of VCE. The gains are recorded as a function of IC for values 
down to a lower limit of 10, and are shown in Figure 4.23 (page 164). 
Before commencing a discussion on the importance of the whole curve, 
it is useful to explain the nature of the various regions of operation that 
the stages of the device pass through as the Darlington gain decreases. 
The explanation is a parallel to that given in Section 4.6.5 (page 151), 
where process gain was computed as a function of collector resistance Re. 
Here, a sixth mode of operation is considered for low values of collector-
emitter voltage. The operating regions are listed below. 
(a) Segment AS, the flat segment, where the Darlington gain is 
approximately equal to the square of the process gain. 
(b) Segment BC, where the output stage operates in region 2, quasi-
saturation, and the driver in region 3, normal operation. 
(c) Segment CD, where both the driver and output devices operate in 
quasi-saturation, thereby compounding the drop in gain. 
(d) Segment DE, where gain droop due to high-injection effects 
in the output device contributes to the overall drop in gain. 
(e) Segment EF, where high-injection effects commence in the driver 
stage, further compounding the gain droop. 
(f) Segment FG, which is applicable only at low values of the collector-
emitter voltage. Here, as the base-emitter voltage of the output 
device increases, the driver moves from quasi-saturation into the 
cut-off region. The start of this region on the curve for 
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VCE = 0,9 V in Figure 4.23 (page 164) is indicated by the symbol 'X'. 
The sequence in which these various regions of operation begin may 
not always be the above as it depends, inter ~, on the geometrical design 
of the device, the properties of the epitaxial layer, the process gain, and 
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The curves in Figure 4.23 on the previous page show what is probably 
the most marked difference from those presented by Wheatley and Einthoven55 • 
In the case presented here, gain crowding owing to the effects of the coll-
ector region resistance is the predominant reason for the initial fall in 
Darlington gain. Only at higher collector currents do the effects of high 
injection contribute significantly to the fall in gain. It will also be 
noted on these curves that the value of the collector-emitter voltage plays 
a most important role in determining the current level at which the gain 
begins to fall, a point that is given scant attention by the above authors. 
According to them, the applied collector-emitter voltage should have a much 
smaller effect on the gain, but in fact this is only true at the upper 
limiting currents. For optimum saturation performance, the curve for 
VeE = 0,9 V does reinforce the finding in Section 4.7.2 that the minimiz-
ation of VEE in the output stage plays an important role in optimizing 
saturation in a Darlington transistor. 
Quasi-saturation operation has thus been shown to be a vital factor 
in determining the maximum current level at which a certain minimum gain 
may be obtained from a Darlington, particularly at low collector-emitter 
voltages. 
4.7.3.2 Limiting Darlington gain as a function of process gain, hFEM 
------------------------------------------------------------
Figure 4.24 (page 166) shows the Darlington gain computed, as in 
the previous section, for five different values of process gain, with the 
collector-emitter voltage fixed at 1,8 V. Noteworthy features that emerge 
are listed below. 
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(a) Although as had been antiCipated, with the process gain increasing 
from 35 to 300, the peak gain of the Darlington transistor increases 
by a factor of almost 100, at high-injection levels the value of the 
collector current at which the Darlington gain drops to 10 increases 
from 0,38 A to only 1,1 A, i.e. by a factor of less than three. 
(b) For higher gains, the onset of gain droop owing to high-injection 
effects in the output stage may occur before the driver moves into 
quasi-saturation operation. 
(c) The value of the collector current at which the gain begins to 



















GAIN OF THE PTOl8 DARLINGTON AS A FUNCTION OF 
COLLECTOR CURRENT FOR FIVE VALUES OF PROCESS GAIN 
hFEM = 300 
2 hFEM = 180 
3 hFEM = 100 
4 hFEM = 60 
5 hFEM = 35 








Effect on Darlington gain of the area ratio, N' 
At VeE = 3V, which is the maximum operating voltage of the PT018 
for the more stringent impulsing condition, the Darlington gains were computed 
for three values of N', viz 1, 6 and 25, and the results are plotted in Fig-
ure 4.25 (page 168). In performing these computations the total active area 
for the Darlington (i.e. the sum of the active areas of the driver and output 
stages) was kept constant and equal to that of the PT018 transistor. The 
process gain hFEM was held constant at 60, as this value was the lower limit 
initially used to meet the minimum specified gain of the PT018 during manu-
facture. 
The total area under the curve with N' = 6 is the greatest, and offers 
the widest possibility of meeting specific gain requirements at high collector 
currents. In addition, the curve for N' = 6 drops more smoothly than is the 
case for the curves with N' values of 1 or 25. 
For the case where N' = 6 it was possible to confirm good accuracy 
for the curves, as this was the r atio for a PT018. For the case of N' = 1, 
only the output stages of two similar PT018 transistors, assembled specially 
for the test with bonding wires t o this stage alone, were connected in a 
Darlington configuration and the measured current values halved so that the 
results could be compared with the computed curve. Again good agreement with 
the computed curves was obtained 
It was not possible to confirm experimentally the validity of the 
curve for N' = 25, as another set of photomasks would have been required 
for this exercise. 
4.7.4.2 An unexpected result --------------------
Intuitively it had been expected that as N' increased, the collector 
current at which the gain of the Darlington would reach a lower limit of, 
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Quite the converse occurred, and a small decrease in this limiting current 
was computed. This decrease was ascribed to the fact that, as the area of 
the driver was decreased, the gain of this stage decreased more rapidly 
because high-injection effects became the predominating factor. This made 
it impossible to take advantage of the increased area of the output stage. 
That this observation was indeed due to gain crowding effects was demon-
strated by removing the correction for high injection from the simulation 
program. In this case the peak current increased continuously with N'. 
In concluding this section, it may be said that it would appear 
that the value of only 6 for the area ratio N' in the case of the PT018 
has again been shown to have been well chosen. The fact that much higher 
values of N' are encountered in commercial devices indicates that it would 
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be difficult to make any generalized rules on the partitioning of the areas 
of Darlington transistor stages at this point. To gain further insight into 
area partitioning, the importance of the area ratio N' is analyzed in greater 
detail in the following section. 
4.7.5 Optimizing the area ratio N' 
It was shown in Section 4.7.4 that the area ratio N' had only a small 
effect on the peak current-handling capability in the gain droop region of a 
Darlington, but had a marked effect on the shape of the gain droop curve. 
For a Darlington transistor exhibiting this type of characteristic, it was 
decided that the total area under the gain versus collector current curve, 
termed the 'gain integral', would provide a good figure of merit for comp-
aring devices with different N' values. 
Starting with N' = 1, the gain integral was computed above a thres-
hold collector current at which there was no gain droop (1 mA for the PT018). 
In the computation the base current was increased in small geometrical steps 
and the increase in collector current at each step multiplied by the Darling-
ton gain at that step to form an element of area under the gain curve. By 
summation of all the area elements between Ie = 1 mA and the limit of coll-
ector current, where the Darlington gain had dropped to 10, yielded the total 
area for the gain integral aSSOCiated with N' = 1 and this was recorded. The 
same procedure for calculating the gain integral was carried out using a 
geometrical increase in N', the area again being recorded. Although a wide 
range of N' values was used, the total active area of the device was held 
constant, so that the resulting 'nor.alized gain integrals' could be com-
pared as a function of area ratio, N'. In these computations the process 
gain hFEM was held at the minimum value of 60. 
Figures 4.26a and 4.26b (page 171) show the curves for the normal-
ized gain integral and peak current-handling capability of the device for 
a gain of 10, computed at the same time, for VCE = 3 V and 1,8 V respect-
ively. Comparison of these two graphs shows that the optimum area ratio 
appears to be a function of the collector-emitter voltage. At VCE = 3 V, 
the optimum value of N' is approximately 5, and at 1,8 V it is about 3. 
This strong dependence on collector-emitter voltage was not anticipated, 
and is analyzed in more detail in Section 4.7.6 (page 172). 
The normalized gain integral, peaking at N' = 5, for VCE = 3 V, 
actually refers to the current-handling capability of the device, up to 
limiting collector currents many times greater than the 125 mA limit for 
the impulsing condition. It may be seen from Figure 4.26a that for the 
PT018 with N' = 6, the gain integral was only 2 per cent below the value 
for optimized operation down to a Darlington gain of 10. At 1,8 V, where 
N' peaks at 3, a reduction of only 6 per cent in gain integral may be 
measured from Figure 4.26b. From these results it is clear that 6 was 
indeed an excellent value of N' to have used in the PT018 design, as the 
device was not only optimized for the specified operating conditions, 
but also well optimized for operation over a very wide range of collector 
currents even up to limiting values at high-injection levels. 
It is also worthy of note that the optimum current-handling capa-
bility of a Darlington made in the PT018 process occurs for an area ratio 
of about 1,1 in Figure 4.26b, the VCE = 1,8 V curve. Thereafter this 
capability decreases as N' increases. A peak in the collector current-
handling capability does not appear on the 3 V, curve which does not give 
results for values of N' less than 1 where this peak occurs. 
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These results were not verified experimentally, but the simplest 
and least expensive manner in which this could have been done would have 
been to provide, say, a 5 x 5 matrix of small discrete transistors that 
could be connected in Darlington configuration with a sufficient variety of 
interconnection patterns to provide area ratios ranging between 0,25 and 24. 
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4.7.6 Peak Nt as a function of three different variables 
In this section the computed peak values of Nt are presented as 
functions of three separate variables: the collector-emitter voltage 
VCE ' the process gain hFEM and the process constant PC. 
4.7.6.1 Peak Nt as a function of VCE ----------------------------
To compute values for the curve, the collector-emitter voltage was 
increased in geometrical steps from just above the voltage at which the 
Darlington commenced operation, and the optimum value of Nt computed for 
each value of the voltage. 
172 
Figures 4.27a and 4.27b (page 173) show the peak value of area ratio 
as a function of collector-emitter voltage, for values of process gain of 60 
and 180, respectively. For a gain of 60 there is a slight increase in Nt 
as the transistor commences operation, leading to an initial peak value of N' 
that was just under 5. A drop then follows to Nt : 2,5 at 1,5 volts. There-
after the value of Nt increases steadily and the curve flattens out at a value 
of about 14,5 at 30 V. The second curve shows no drop in Nt at low voltages, 
but again flattens out at about 30 V, this time to a peak of N' = 24. 
Certainly the major implication when designing a Darlington in the 
the PT018 process appears to be that, at lower voltages, lower values of Nt 
are required for optimum Darlington gain characteristics. When optimum 
saturation characteristics are aimed at, low values of Nt, certainly values 
below 8, are called for, irrespective of the process gain. It should be 
noted that for the lower value of hFEM lower values of Nt are required to 
ensure optimum Darlington gain performance at low collector-emitter voltages. 
4.7.6.2 Area ratio as a function of the _process gain --------------------------------------------
The only control that a circuit designer normally has over the pre-
cess gain is an accept/reject criterion against an electrical test. If, 
however, it should be desired to evaluate the Darlington device for appli-
cations other than those for which it was designed and where different 
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giving the optimum area ratio as a function of process gain. 
Figures 4.28a and 4.28b (page 175) show the variation of N' with 
process gain at collector-emitter voltages of 3 V and 1,8 V respectively. 
These curves reveal that the increase in N' with process gain is rapid 
initially, but the rate of increase drops at the higher-gain end of the 
curves. 
Referring again to the PT018 transistor, with VCE = 3 V, Figure 
4.28a shows that for N' = 6, the associated process gain for optimum 
performance over the widest range of collector currents would be 80. 
From Figure 4.28a, for VCE = 1,8 V, the PT018 would be optimized at a 
process gain of 180. Both these process gains are within the normal 
production limits for the device, thus it would be possible to select 
devices with optimum gain integrals for either of these operating voltages 
if such were required. 
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The process constant PC is simply the ratio RQS/RC and has been 
found to vary very little for a given discrete transistor production process. 
An investigation of over 20 different transistor types from various manu-
facturers, has shown that the range of values for PC was between 1,2 and 
2,4 at ambient temperatures. The value of PC for the NEERI high-voltage 
transistor process was approximately 1,5. 
PC is an important variable for the following two reasons. 
(a) It is temperature-dependent, decreasing with increasing temperature 
for the NEERI process, as indicated in Figure 4.12 (page 137), 
implying that a value of N' should be chosen suited to the operating 
temperature of the device. 
(b) If it should be necessary to find a second source for the PT018 
Darlington transistor, it is probable that even if the same set 
of masks were used in another manufacturer's process, a different 
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To investigate (b) further, Figure 4.29 (page 177) was plotted and 
shows N', calculated as a function of the process constant over the range 
from 1,1 to 3, for a device with a process gain of 60 at an applied 
collector-emitter voltage of 3 V. 
It is clearly seen that for any value of the process constant below 
1,2, a high value of N' is indicated, but above PC = 1,2 very little change 
in N' is required for values of PC up to 3. There would thus appear to be 
no objection to the use of another manufacturer's technology, provided that 
the process constant were above 1,2, bearing in mind, of course, that PC is 
reduced at high temperatures (see Figure 4.12, page 137). It would now 
appear that the major considerations would be to ensure that appropriate 
values of collector resistance and collector-emitter breakdown voltage were 
achieved in an alternative technology. 
4.8 CONCLUSION, AND DISCUSSION OF THE VALUE OF MODEL 2 
4.8.1 Deductions from the use of Model 2 
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Model 2 was initially developed to characterize saturation and quasi-
saturation operation in high-voltage transistors, and it has been shown to be 
a viable tool that provides gratifyingly accurate numerical predictions of 
operation in these regions. 
Only two radically new parameters were introduced, these being the 
'Quasi-saturation ReSistance' RQS and the Cut-off Voltage VCO ' although 
the Conduction Threshold Voltage VCT (= kT/q) used in Model ~ is at least 
new in name. Measurement of the parameters for Model 2 is generally Simple, 
rapid and accurate, and values can be obtained without the aid of expensive 
equipment. It was found that default values of VCO = 200 mV and VCT = 25 mV 
gave good agreement between measured and computed curves. This implied that 
if a rapid assessment of the saturation and quasi-saturation performance of 
a transistor is required it should be necessary to measure only RC' RQS 
and hFEM• 
The applicability of Model 2 was demonstrated for the specific case 
of the PT018 integrated Darlington. The modelling procedure is, however, 
confidently believed to have far wider application, provided the following 
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precautions are observed. 
(a) The numerical limitations of Model 2 should be appreciated. 
(b) Current densities should be used for which Model 2 is a valid 
arithmetic tool, or a valid correction for high-current injection 
should be introduced into the calculations. 
(c) Operating points chosen for computations should be realistic and 
such as do not violate pOints (a) and (b) above. It has been found 
a simple matter to do this in certain cases either by moving the 
operating points or adjusting device parameters, such as the 
process gain. 
4.8.2 Application of Model 2 in more general simulation programs 
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If it were wished to apply Model 2 directly in a designer-orientated 
simulation program for integrated circuits, such as 'SPICE', it would be 
necessary to consider the following. 
(a) A simple and rapid numerical method should be devised for rounding 
of the transitions between the three regions of operation, so as 
to obviate harmonic products of unrealistically high order being 
calculated in AC analyses. 
(b) Additional parameters suitable for Model 2. In addition to those 
normally used in 'SPICE' the only other parameter would be the quasi-
saturation resistance RQS measured in the manner required for 
Model 2. As noted in Section 4.6.2.2 (page 146), the parameter RC 
in an integrated circuit transistor would have components from both 
the active transistor area and the path to the collector contact. 
This would only mean that the method of measuring Re should relate 
to the total value, instead of just the parasitic resistance measured 
with the transistor driven hard on, which is present practice. As 
the value of RC would depend on the layout of the transistor, the 
ratio RQS/RC would no longer be a constant, and the concept of a 
process constant would no longer be valid. 
(c) It would be necessary to assess the limits of the performance of 
Model 2 at higher frequencies. The only such experience with the 
model was in the case of surges of duration of about 1 microsecond, 
where the predicted values of collector current agreed well with 
those measured during surge testing of the PT018 in the Disa tele-
phone. (See Section 4.6 .4 on page 151.) Here the results referred 
to operation outside the saturation regions, where voltages of up 
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to 350 V were applied to the device. As the PT018 had a transition 
frequency fT in excess of 10 MHz, Model 2 was found to be accurate 
for these surge conditions. Chudobiak51 has demonstrated the time-
dependence of saturation, and the effects of the collector epitaxial 
layer in high switching-speed transistors were considered by Tang et 
al. 58. These studies could well form the basis for the extension 
of Model 2 to prediction of saturation at high frequencies. 
In concluding Section 4.8 it may be said that from the results 
derived during the production of the PT018, the soundness of Model 2 as a 
design tool for steady-state saturation prediction has been borne out, and, 
viewed as a whole, the model has been shown to be an original concept. 
Having been developed on the basis of conclusions drawn from experimental 
data, Model 2 forms a tool that promises to find wide application, partic-
ularly in view of the ease with which it may be applied and the accuracy it 
can provide. 
To summarize the design techniques developed in Chapters 2, 3 and 
4 a flow diagram is presented in Appendix 4.5 (page 254) giving a possible 
sequence of steps in the design of a transistor. 
CHAPTER 5 
PROCESS TECHNOLOGY DEVELOPMENT, TECHNOLOGY TRANSFER AND 
DATA MANAGEMENT FOR THE PT014 AND PT018 PROJECTS 
5.1 INTRODUCTION AND SUMMARY OF CHAPTER 
The preceding three chapters have covered certain research findings 
and development activities associated with contracts for the development of 
two high-voltage transistors. The whole programme spanned more than five 
years. To date almost two million working devices have been successfully 
produced, processing being handled in a small integrated circuit facility 
that was not initially intended for the manufacture of devices of these 
types. The success of these undertakings represents a unique record in the 
history of South African micro-electronics. In analysing the programmes as 
a whole, it turns out that almost 40 per cent of the time was devoted to 
device and process development and the associated research. The balance of 
the activity was essentially of a technical administration nature, as it 
was necessary to liaise impartially at all levels and stages with the die 
manufacturing personnel, and at more senior levels through the production 
chain to the purchaser of the subscriber telephone. With the object of 
improving device quality and system reliability, and reducing cost, data 
were gathered at all stages of the programme from whatever sources were 
available, and the necessary refinements, both technical and procedural, 
made on a continuous basis. 
A brief sketch of the chronology of the programmes is given, and 
this is followed by a discussion of three key aspects of the undertaking 
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(a) process development, including the specific constraints relating 
to the production activity; 
(b) transfer and industrialization of the process technology; and 
(c) data acquisition and data management as an aid to production. 
5.2 CHRONOLOGY OF THE PROGRAMMES FROM DEVELOPMENT TO PRODUCTION 
The transistor development programmes embraced a large number of 
activities, and the purpose of this section is to list the major ones in 
chronological order, while imparting some conception of the breadth of the 
undertaking to complement the depth detailed in the previous three chapters. 
Figure 5.1 (page 182) is in the form of a flow diagram and shows 
the major constituent activities from the inception of the programmes. 
5.3 FACILITIES AVAILABLE FOR PROCESS DEVELOPMENT 
In the development of the process technology for the high-voltage 
transistors, the author had laboratory equipment available dating in design 
from the late 1960s whilst more advanced technologies, such as ion implant-
ation, were not available. The NEERI Integrated Circuit Facility (ICF) had 
in use a planar bipolar integrated circuit process dating from about 1968, 
used for the manufacture of integrated circuits with a maximum collector-
emitter breakdown of 20 V. 
Resources related to analytic tools and available at the CSIR were 
good, comprising most of the modern surface analysis techniques. Frequent 
use was made of the scanning electron microscope (SEM), both during 
development and for trouble-shooting during production. The process 
control measurement facilities available for production were not advanced; 
they included good optical microscope facilities, a groove and photo-
chemical stain method for junction depth determination, and a four-point 
probe for the control of boron and phosporus depositions. 
In order briefly and clearly to compare the requirements for the 
development programmes with the r esources available, a tabular approach has 
been adopted, the main considerations appearing in the first three tables 
that follow. 
Table 5A (page 183) compares available facilities and processes 
with those required for high-voltage tranSistors, and indicates each type 
of change that was required. Table 5B (page 18~) deals with the required 
process changes in more detail, and Table 5C (page 185) compares the avail-
able and required inspection and quality screens. 
Table 5D (page 186) is not directly related to the development 
programmes as initially set out, but does show how the total involvement of 
the author extended into related areas of high-voltage transistor activ-
ities outside the CSIR, and how these considerations led to positive 
contributions to other aspects of the undertaking. 
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Table 5A A comparison of required and available process capabilities 
Item Required 










45 )lIIl thick 
Deep diffusions 





emi t ter- base 
breakdown > 7 V 
Oxides with high 
breakdown-voltages 
and low Q ss 
Large active area 
(= 0,4 mm2) 
Ability to handle 
2 000 wafers p.a. 
Electrical testing 
to 300 V then 450 V 
Quality assurance & 
process control 
Available on site 
Epitaxial silicon 
5 ohm. cm 
1 8 )lIIl thi ck 
Shallow diffusions 
BVCB = 150 V 
Instability in lEBO 
after stress 
BVEBO < 7 V 
Emitter oxide 
inadequate 
Small active area 
(0,04 mm2 ) 
Only 500 p. a. 
handled 
Testing to 100 V 

























Items 2 to 5 imply considerable process changes were required, and 












Details of changes for high-voltage transistor process 
Process requirement Process available 
Field oxide > 1;un First oxide 1,2;un 
Base deposition (high go ohm/square 
sheet-resistivity) 
Base drive-in to 
approx. 7 )lIIl 
Emitter deposition 
and drive- in 
Post-emitter anneal 
with oxide regrowth 
Me tal: 1 pm Al 
Photo-engrave : all 
stages 
Lapping and gold 
backing 
Base drive-in to 
3 pm at 1150 °c 
(2 hours) 
Emitter drive-in at 
1050 °c (1/2 hour) 
to 2 pm 
Post-emitter anneal 
at goo °c in N2 
Metal: 1 pm Al 
Wet sinter 500 °c 
N2 via 25 °c water 
Base, emitter, 
contact & metal 
photo-engrave exist 
None available 
Type of change made 
No change 
No change 
Use of isolation tube 
at 1180 °c 
(5 hours) 
Use of spare emitter 
tube for up to 5 
hours at 1050 °c for 
6 pm (later modified 
to 1080 °C) 
Oxidation system added 
to existing anneal 
tube, use dry-wet-dry 
oxidation and N2 anneal 
No change 
No change 
Etch times modified 
(only single masking 
step on emitter used) 
Lapping and gold 
sputtering equipment 
constructed 
Changes to existing inspection screens and tests were made where 
required, and standard inspection screens adopted where possible. 








Inspection screens available and modifications made 






tivity probe for 
(a) Base deposition 
(b) Base drive-in 
(c) Emitter dep. 
Visual inspection 
(a) Etch limits 
(b) Alignment limits 
(c) Final visual 
inspection 
Electrical tests 
(a) In-process tests 










(a) Screens as for 
bipolar ICs 
(b) Alignment limits 
(c) Final visual 
inspection 
Electrical tests 






Changes or additions 
Optical and visual as 
per manufacturer's 
specification. Add: 
(a) Fracture test for 
orientation 
(b) Groove and stain 
for epitaxial 
thickness 
New limits set for 
base oxide and emitter 
oxide after anneal 
New limits set for 
base drive-in and 
emitter deposition 
(a) No change 
(b) No change 
(c) New specification 
(a) Measuring 
conditions changed 
(b) Test gear modified 
and constructed 
System set up for 




Table 5D Contributions by the author to programme-related activities 
outside the CSIR 







Process and screen 
requirement 
Accurate test for 
knee voltage at 









to be improved 
Specification for 
Processes and screens 
available 




Methods not suited 
to minimizing 
contamination 





electrical para- electrical para-
meters and device meters 
quality. Accelera-




cation of failure 
modes 
Surge testing 
avail abl eat 
Potelin 
Additions and changes 
Accurate sorting 




insti tuted (2) 
Suitable specifi-




Assistance given in 
setting up new inspect-




ted life test specifi-
cation and end-of-life 
parameters (1) and (2) 
Failure modes of 
transistor identified, 
and recommendations 
made for telephone 
protection (1) 
5.4 DETAILED SECTION COVERING PROCESS DEVELOPMENT 
This section relates primarily to Tables 5A (page 183) and 5B (page 
184) and elaborates on the most important processes for the high-voltage 
transistors developed in the laboratory. 
5.4.1 Base diffusion process 
This was a key process step in the fabrication of the PT014, and 
later the PT018. Both devices required very good control and repeatability 
of gain. For the PT014 alone a high reverse value of BVEBO was required, 
preferably exceeding 8 V, as it had been found experimentally by Heeson10 
that this was a desirable property for the device. 
Process development was experimental, but guidance was taken from 
Slotboom and De Graaff59 in adopting a low level of boron concentration 
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that would not degrade device performance owing to bandgap narrowing in the 
base region. A summary of the final base process follows, covering both base 
deposition, using boron nitride disc sources, and drive-in at a higher 
temperature. 
(a) Base deposition was carried out in dry argon at 915 °c using oxid-
ized boron nitride ceramic discs. The deposition value was 90 plus 
or minus 5 ohms per square. (This represented the lowest concen-
tration available in a characterized process in the IC Production 
Facility. ) 




spare isolation diffusion drive-in tube had to be used and was 
at this temperature. The drive-in sequence was as follows. 
One hour in dry oxygen to drive the junction uniformly in 
to about 4 )lID without depleting the surface concentration 
rapidly and thereby causing large spreads in resistivity. 
One hour wet oxidation to reduce the boron surface concentration 
for increased BVEBO • (The partition coefficient favours an 
increase in boron concentration in the oxide rather than in 
silicon during oxidation processes. During we.t oxidation the 
boron is leached rapidly from the silicon surface.) After the 
significant drive-in of boron in the previous step, the subse-
quent wet oxidation process had little effect on boron concen-
tration in the active region near the junction. 
Three hours in dry oxygen to drive the junction in to about 7 pm. 
Fifteen minutes in dry nitrogen to reduce Qss ' 
As the base drive-in process was highly reproducible, variations in 
sheet resistivity were generally the result of variations in the boron dep-
osition process. No provision was made in the drive-in step for varying 
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the time of the wet process in order to modify the sheet resistance, as it 
was found that after the one-hour drive-in in dry oxygen, compensation in 
this manner did not necessarily modify the transistor gains in a predictable 
manner. 
5.4.2 The emitter-diffusion process 
The emitter-diffusion process was a compromise, as only one tube 
was available and it was desired to carry out the deposition and diffusion 
in a single step. To decrease phosphorus concentration, the measures 
indicated by Morris and Katz60 were adopted as far as was possible. The 
purpose of reducing the phosphorus concentration was to reduce the density 
of diffused-in defects (DID) and emitter edge defects (EED) that can degrade 
the electrical properties of the emitter. Stojadinanovic and Popovic61 
have indicated that an over-reduction in emitter phosphorus concentration 
can, whilst virtually eliminating DID and EED, result in reduced gains at 
lower values of collector current. However the method described by them 
for eliminating EED includes performing a shallow boron diffusion before 
the emitter diffusion, and was not Suitable, as additional processing would 
have had to be added. Morris63 emphasizes the importance of a slow cooling-
rate after the emitter diffusion to optimize the gain of integrated injection 
logic transistors, as this considerably reduces the magnitude of edge dislo-
cation grids (EDG) between the N+ and P diffusions. 
The process adopted for emitter diffusion was optimized for a short 
deposition time in order to yield the lowest reproducible concentration of 
phosphorus from a liquid POCl
3 
source, followed by a long drive-in time and 
a slow cooling-rate. Figure 5.2a (page 190) shows the deposition sheet 
resistivity as a function of percentage of the oxygen carrier gas passed 
through the source bottle. From the flatter part of the curve a value of 
16 per cent was used. Figure 5.2b (page 190) shows the deposition resist-
ivity as a function of the deposition time, and here ten minutes was found 
to be adequate. In a separate study, carried out by Niewoudt
64 
under the 
direction of the author, the emitter process was optimized for the product-
ion of the PT018 Darlington. 
5.4.3 
The following is a summary of the process sequence adopted. 
Load wafers into furnace at 1050 °c (later 1080 °C) over 
a period of 5 minutes, and allow to reach thermal equilibrium 
over a further 20 minutes in an oxygen atmosphere. 
Deposit phosphorus for 10 minutes. 
Drive-in for a pre-determined period derived from a test 
run using two 'pilot' wafers to obtain the correct gain. 
Remove wafers from furnace over a period of 15 minutes. 
The post emitter-anneal process 
Post emitter-diffusion anneal followed by the aluminium alloy 
process (described in Section 5.4.4 on page 192) are essential processes 
for the optimization of the properties of double-diffused transistors. 
One of the parameters most strongly influenced is normally device gain, 
and the discussion centres mainly on this. 
It is standard practice to apply a thermal oxidation process during 
the emitter diffusion, and to follow this by a nitrogen anneal step at a 
lower temperature, typically in the region of 900 °C. This was the case 
for the NEERl integrated circuits and low-voltage transistors. Unfortun-
ately in this process the oxide thickness over the emitter region was only 
slightly greater than 100 nm and highly phosphorus-doped, the latter being 
shown by the difficulty in controlling the rate at which this oxide layer 
was etched. A further problem was that considerable gain changes always 

















FIGURE 5 . 2a EMITTER DEPOSITION PROCESS 
Deposition sheet resistance, Ps, as a function of the 
percentage of total oxygen passed through the POCI 3 
source bottle . 
Subst rate: 1..!l . cm P-type, boron-doped 
Furnace temperature : 1080° C 
Deposition time : 10 minutes 
Curve from mean values 
Standard deviation limits 
(Data adap1ed from Niewoudt64 ) 
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FIGURE 5 . 2 b EMITTER DEPOSITION PROCESS 
Deposition sheet res istance, Ps, as a function of the 
phosphorus deposition time. 
Su bstrate : 1.n. cm P- type boron-doped 
Furnace temperature : 1080° C 
Percentage oxygen via source : 16 
Curve from mean values 
Standard deviation limits 
(Data adopted from Niewoudt 64) 
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/ PRODUCTION PROCESSING 
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O~~~~--~--~--~--~--~ __ ~ __ ~ __ L-~L-~ __ 
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Note: For both curves 
DEPOSITION TIME (mins) 
Wafer insertion time 
Thermal stabilization time 
Soak after deposition 
20 22 24 
5 minutes 
20m inutes (before deposition) 
30 minutes 
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For the PT014 application susceptibility to reverse emitter-base bias stress 
was totally unacceptable, as the device might be subjected to reverse 
emitter-base bias stress when fitted to older telephones without a series 
diode in the base circuit. 
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In an effort to overcome both these problems, the author decided that 
part of the anneal cycle at 900 °c should be an oxidation step to provide 
a thicker oxide with a lower concentration of phosphorus that would etch in 
a controlled manner and would have good dielectric properties. Conventional 
thermal oxidation during this step was generally regarded as undesirable, 
owing to phosphorus pile-up at the oxide-silicon boundary (on the silicon 
side, as the partition coefficient favours this). Eernisse65 has shown that 
for a process temperature of 900 °c oxidation can cause stress at the oxide-
silicon interface, and it was conceivable that this stress combined with 
silicon lattice deformation due to pile-up could degrade transistor gain. 
The approach adopted by the author was to add a wet oxidation step 
during the anneal process, as it was known that wet oxides are less dense 
and would therefore be more likely to take up this stress. This procedure 
would also cause a stable passivating layer to be grown, with a lower con-
centration of phosphorus. It was known from earlier experiments (Smithies7) 
that reproducible dielectric strengths of 6 MY/cm could be expected from 
such an oxidation process. A target oxide thickness of 0,5 pm was set, to 
provide an oxide dielectric capable of handling voltages of up to 300 v, in 
case more complex circuits with metal crossovers should ever be required. 
Once again the importance of a slow cooling-cycle was taken into 
account to help anneal out dislocation grids at the end of the anneal cycle. 
A summary of the wet oxide anneal process is given below. 
Slow insertion into process tube over 30 minutes in oxygen; 
dry oxidation for 30 minutes; 
wet oxidation for 60 minutes; 
dry oxidation for 30 minutes; 




withdrawal in dry nitrogen over a period of 30 minutes. 
At the end of the anneal process the phosphorus sheet resistance had 
increased by 10 to 20 per cent compared with the value measured immediately 
after diffusion, indicating that the wet oxidation did not result in further 
phosphorus being absorbed into the silicon. In addition the etching of the 
oxide has at all times been well controlled, indicative of a less than crit-
ical concentration of phosphorus in the oxide. The total oxide thickness 
was nominally 0,5 pm, and the dielectric strength, as measured on the */118T 
test circuit (Figure 3.5a page 70), generally exceeded 7 MV/cm. 
5.4.4 Sintering or alloying of the aluminium layer 
The alloying step was vital in providing good ohmic contact to the 
diffused device, and the results of numerous experiments indicated that the 
gains measured before and after alloying increased by a factor of between 3 
and 8. The mechanism of gain increase has been ascribed by Krishna66 to a 
powerful scavenging effect produced by the alloying process. 
The alloy process adopted for the high-voltage transistors was one 
already available in the NEERI IC Facility, carried out at 500 °c for 15 
minutes in nitrogen that had been bubbled through water at 25 °C. 
The advantages of 'wet' sintering were investigated by Stulting67 , and 
in the case of the PT014 transistors it was found that the gains were boosted 
by 10 to 20 per cent when compared with the gains of those devices sintered in 
dry nitrogen. 
5.4.5 Evaluation of PT014 devices produced with the new processes 
Measurements made on PT014 devices showed that the gains were ex-
tremely stable, and not affected by reverse-bias stress on the emitter-base 
junction. Tests carried out on the equipment described by Schumann68 for 
bipolar t r ansistor parameter evaluation showed that despite the relatively 
large area of the PT014, the gain of the transistor dropped to 30 per cent 
of its peak gain at a collector current less than 1 pA, as shown in Figure 
5.3 (page 193), this being an extremely small drop in gain for a device 
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To reveal defects in the silicon, a wafer with a high yield of 
PT014 devices was stripped of aluminium in a mixture of concentrated 
sulphuric acid and hydrogen peroxide. Next, all the oxide was removed in a 
buffered oxide etch containing hydrofluoric aCid, and then the whole wafer 
etched for 30 seconds in a 'Sirtl' etch consisting of a mixture of chromic 
and hydrofluoric acid. Figure 5.4a (page 195) shows the secondary electron 
image (SEI) of an area of a device extending from the emitter of a PT014 to 
the scribe channel. It can be seen that the scribe channel, where there 
was no boron diffusion but only phosphorus emitter diffusion for the 
equipotential ring, was singularly free of defects. The emitter region, 
however, shows a very high density of defects, but these tend to disappear 
towards the edge of the emitter in the region that remained under the 
thermal oxide. Figure 5.4b (page 195) shows an electron micrograph made in 
two sections, the first of which is a standard SEI picture and the second 
an electron-beam induced contrast (EBIC) image. When the SEI and EBIC 
images are compared it is quite clear that there is significant lateral 
diffusion of the emitter into the base region and that in this case the 
defects shown in Figure 5.4a would not reach the emitter edge. That these 
defp-cts were not emitter edge defects and that they were not electrically 
active was supported by the finding that the device exhibited good gain 
properties at low collector currents. 
The origin of the defects was something of a mystery. They were 
absent in the scribe channel, where there was no boron diffusion, and yet 
they also tended to disappear under the thermal oxide in the emitter 
region, where no aluminium was present. It was concluded that the alumin-
ium alloying process had played some part in the formation of the defects, 
a view that has not been offered elsewhere in the literature. As the 
devices performed admirably, fUrther investigations to SUbstantiate this 
effect await a more convenient opportunity. 
Summarizing Section 5.4, it may be said that the process technology 
developed for the PT014 and later used for the PT018 was highly successful, 
and specifically the wet oxidation anneal procedure vital towards producing 
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FIGURE 5.40 SECONDARY ELECTRON IMAGE (SEl) OF A SIRTL-
ETCHED */014 TRANSISTOR. THERE IS A HIGH DENSITY OF 
DEFECTS IN THE N + EM ITTER REGION BUT NO DEFECTS ARE 
VISI BlE IN THE N + SCRIBE CHANNEL. 
BASE -. 
METAL 





FIGURE 5.4b SEI AND ELECTRON - BEAM INDUCED CONTRAST 
(EBIC) IMAGE OF THE EMITTER-BASE REGION OF A */014 
TRANSISTOR. THE JUNCTION IS SITUATED ABOUT 6}Jm BEYOND 
THE DIFFUSION MASK INTO THE BASE REGION. EMITTER DEFECTS 
DO NOT EXTEND THIS FAR. 
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5.5 TRANSFER OF THE PROCESS TECHNOLOGY AND INDUSTRIALIZATION 
5.5.1 Precedents for production activities within the CSIR 
By its fundamental te.rms of reference the SA CSIR was not established 
with the aim of mass-producing high-technology items. Only in the case of 
the SA private sector not being in a position to produce a specific product 
essential to the economy of the country, would the CSIR consider production 
if the resources were available. This was the case with the PT014 and PT018. 
5.5.2 Earlier experiences with technology transfer 
The author had experience of two efforts aimed at the transfer of 
technology for microcircuit production, one successful and the other much 
less so. 
The former exercise was the transfer of the technology for the 
production of bipolar integrated circuits from the United Kingdom to NEERI. 
This was commenced in 1974 and the author69 was involved in early planning 
work. By 1978 stable production of the bipolar integrated circuits had been 
achieved. 
In the opinion of the author, the success of this transfer was due 
to the dedicated involvement of three individuals seconded to the project. 
The first was a management specialist, the second a technologist familiar 
with the process technology, and the third a quality assurance officer who 
was familiar with the screens used for the particular production activity. 
Undoubtedly the most difficult task of adaptation in the whole undertaking 
was that of comparing the goals of a Civil Service style laboratory manage-
ment and administration system with needs of a successful production oper-
ation, and matching the two. 
The task of transferring the technology for an integrated injection 
logic (I
2
L) process from the laboratory into production in the NEERI IC 
Facility was accomplished less well, despite the important impact that a 
success would have had for local designers. Although the process technol-
ogy developed in the laboratory was highly successful, the technologists 
concerned with the transfer, having no stipulated pre-requisite requirement 
for a commercial success of the venture, carried out their task on a non-
dedicated basis, and the time spent could rather have been classed as a 
part-time charitable effort. 
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Transfer and industrialization of the high-voltage transistor process 
Although the author was a laboratory staff member, lacking training 
in production disciplines, the transfer procedure of the high-voltage trans-
istor process was undertaken with complete dedication. 
However, it was far easier to find weaknesses in the production 
environment than it was to make constructive suggestions for improving 
procedures, but armed with an understanding of the problems that existed 
in the production system it was possible to tackle each one as it arose. 
At the outset a number of important principles, detailed below, 
were adopted in the transfer exercise. 
(a) There should be no interference with any existing production proced-
ures and screening techniques. Existing processes and screens should 
be used where applicable, new ones being added only where essential. 
(b) Communication based on the usual hierarchical system typical of a 
Civil Service-type operation was improved by adopting a 'Lateral 
Information' flow scheme aimed at keeping all individuals, whether 
directly or indirectly involved in the transfer, rapidly informed 
and fully abreast of current status. Figure 5.5 (page 198) shows 
the flow pattern of information during the development and transfer 
phases of the project. 
(c) End user involvement was encouraged, and the Quality Assurance 
Section of the the Department of Posts and Telecommunications 
became actively involved and seconded two technicians to assist 
with the transfer operation. 
(d) Provisional specifications for use during the transfer phase were 
prepared for each step. Written communications were found to be 
vital, and were employed for communications of any nature. In the 
the interests of speed, which was an important factor, copies of 
handwritten memoranda were distributed to all parties. 
FIGURE 5.5 
INFORMATION FLOW DURING TECHNOLOGY TRANSFER 
AND INDUSTRIALIZATION PHASES 
~ NEERI --.- NEERI DPT* 
HQ ~ ..... - LABORATORYr- ~ - ADMIN. 
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~ Full technica I 
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project admin istro-
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COMM UNICATION Regular written communications and 
informal meetings played a vital role . 
Most concentrated communication between: 
NEE R I : Micro-electronics Dept, Technology division and 
1. IC Facility 
2. DPT* 
Management 




Q A Inspectorate 
(2 seco nded officers). 
* DEPARTMENT OF POSTS AND TELECOMMUNICATIONS 
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(e) A policy was adopted excluding virtually all intervention by labor-
atory staff in process operations after these had been instituted 
for production. This rule was deviated from only when help was 
specifically requested or data had to be gathered leading to the 
setting-up of production guidelines. 
(f) Continuous interaction was maintained at the quality assurance and 
process engineering levels in order to monitor progress of the 
transfer. The production supervisory staff, when unable to attend 
the regular informal discussions, were again kept informed of pro-
gress by short handwritten memoranda. During the early production 
phase, more active communication with the production supervisory 
staff was encouraged. 
(g) The final Production Process Specifications, binding on all produc-
tion stages, were issued only after four months of early production 
had been completed successfully. 
5.5.4 Fundamental issues hindering the technology transfer undertaking 
The views given in this section are purely those of the author and 
were arrived at after due consideration. 
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Perhaps the factor influencing most negatively the whole transfer and 
production exercise in the NEERI IC Facility was the circumstance that the 
operation was being handled in an environment where financial viability was 
considered of secondary importance as compared with simply the capability of 
fabricating microcircuits. In addition, the benefits derived by the IC Facil-
ity from implementation of the two highly successful transistor production 
programmes were too few. Some of the benefits are listed below. 
(a) The additional income generated from the sale of transistors 
slightly increased bargaining power when additional funds were 
requested with the aim of updating technology. 
(b) The constant base load had the effect of stabilizing processes. 
(c) A wider range of components could be manufactured. 
Listed below are various factors, negative in the opinion of the 
author, that became obvious during the evolvement of the high-voltage 
transistor programmes. 
(a) During the transfer phase the number of qualified staff in the 
Ie Facility was only just sufficient to carry out the necessary 
operations, since there was no redundancy in respect of staff 
capabilities. Operations were held up when certain key staff 
members were absent. 
(b) The whole development and transfer operation took place under 
conditions that made impossible the implementation of more 
advanced processing techniques. 
(c) Numerous facilities, highly desirable for the operation, were 
either inadequate or totally lacking. 
(d) The fact that the production of transistors involved additional 
work from the same number of staff members appeared, in the eyes 
of the author, not to be uniformly welcomed, particularly by 
employees without special skills, who were offered no specific 
incentives to spur them to greater efforts. 
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(e) Although two successful and financially viable transistor prod-
uction programmes had been evolved, the achievement did not appear 
significantly to influence the possibility of gaining authorization 
for any expenditure incurred towards improvements to the laboratory 
and manufacturing facilities. The author subscribes most strongly to 
the view that policy in this respect should be favourably reviewed. 
Despite these observations the author is pleased to record that 
success was ensured by the selfless assistance and interest of the key 
individuals involved in the projects, from the NEERI Directorate down. 
5.6 DATA MANAGEMENT 
5.6.1 Objectives of Data Management 
In undertaking this study associated with the PT014 project, the 
author set the following overall objectives for Data Management. 
(a) It had to be ensured that the components supplied met programme 
requirements. 
(b) In order to achieve early production maturity, data enabling 
enabling effective corrective action to be taken without delay, 
had to become available in time. 
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(c) Methods of recognizing trends should be improved, making it possible 
for management to take the right action at the appropriate time. 
(d) Data management should act as a barometer for the quality and 
reliability of a product. 
(e) Data management should provide a historical data base making 
possible reliable costing and reliability prediction for a device. 
(f) Data management should provide a data reduction service enabling the 
most relevant data to be presented in an easily understandable form. 
(g) Production problems should be pinpointed and highlighted, and their 
probable effect indicated. 
(h) Changes of output quality or quantity should be correlated with 
historical factors such as the use of new or modified processes, the 
use of different batches of process materials, and even staff matters. 
5.6.2 A data management exercise using test data from the PT014 programme 
Data management through most of the PT014 project was either non-
existent or only incompletely handled . The author initiated an investigation 
to demonstrate how the vast accumulation of electrical test data could be 
used to optimize the cost-effectiveness of the programme, and he wishes to 
express his gratitude to Mr F Schoombie of the Department of Posts and Tele-
communications for the collection of data necessary for the following analysis. 
Table 5E (page 202) shows the summary of tests on a single wafer from 
a batch of ten, and Table 5F (page 202) shows the analysis presented for each 
batch by the quality assurance officers of the Dept of Posts and Telecommun-
ications. At the wafer probe level, the key tests that were failed are 
clearly shown, and the batch analysis is Simply the average for the whole 
batch. This first stage of data reduction totally eliminated one key item 
TABLE 5E SUMMARY OF RESULTS OF A PROBE TEST ON A PT014 WAFER 
(Computer output) 
CIRCUIT TESTED : TR2 (·1014) DATE: 81/08/13 
TEST SPEC. : PT014 PROBE TEST ISSUE: 1 
BATCHIWAFER : 924/WAFER-10 
PACKAGE . WAFER . 
TESTED BY : S VENTER 
STATISTICS 
NUMBER OF DEVICES TESTED: 99 
PASSED: 80 
FAILED: 19 
YIELD: 81 % 
TEST NO. MIN. MAX. MEAN VALUE STD DEV. 
1 86,39 155,64 98,21 9,15 
2 73,26 139,86 86,42 8,17 
3 204,50 205,00 204,54 0,13 
4 205,00 210,00 205,50 1,50 
5 9,97 10,24 10,21 0,06 
6 0,46 0,73 0,65 0,07 
7 2,17 3,03 2,62 0,19 
FAILURE ANALYSIS 
TEST NUMBER PER CENT OF FAILURES 
NUMBER FAILED 0 20 40 60 80 
I + I + I + I + I + 
1 : 7 I··············· 2 : 10 I························ 
3 : 2 I···· 4 : 0 I 
5 : 0 I 
6 : 0 I 










































of information, viz the very large spread of wafer yields in the batch. 
Figure 5.6 (page 204) shows that wafer yields varied enormously within the 
batch, ranging from about 10 per cent to about 80. This observation had not 
been made during the production of the first half-million transistors, and 
it was the first indication of any problems in the area of process control. 
To provide a more meaningful first reduction in data, the batch test 
was repea t ed to give the total number of failures for all parameters. This 
was done because the test was normally stopped as soon as a parametric failure 
had been encountered, and hence the figures for percentage rejects shown in 
Table 5F (page 202) do not give a true picture of the situation. Figure 5.7 
(page 204) shows these new results, and it is immediately obvious that the 
major problem in process control was a reduction in the gain spread alone. 
During the next stage in the investigation the batch yields were 
plotted as a function of time. Figure 5.8 (page 205) shows the wildly 
varying yields obtained from 158 batches comprising 1058 wafers that were 
shipped for assembly. Viewed by themselves, the batch yields are difficult 
to interpret; however, the superimposed average yield curve is enlightening. 
Until the end of October 1980, after which time Laboratory and Post Office 
staff were no longer directly involved with the production activity, the 
batch yields increased and then stabilized at about 60 per cent. Thereafter 
the process was under the entire control of the IC Facility and the ~verage 
yield began slowly to decrease, stabilizing at about 37 per cent only after 
almost two years had passed. 
When the total number of batches processed was compared to the number 
of wafers shipped, it was clear that a large number of wafers were being 
'lost' during production and testing. Figure 5.9 (page 205) shows that only 
9 per cent of the wafers were lost in processing, a perfectly acceptable 
figure. However at testing, where a lower yield-limit of 10 per cent was 
required for the wafer to be shipped, the total wafer mortality increased 
to 33 per cent. The major implication from this finding was that the cost 
of manufacturing a transistor was considerably higher than had been origin-
ally antiCipated. In addition, the earlier conclusion that process control 
required attention was reinforced. After the process problems had been 
isolated, rigorous action was instituted by the IC Facility to improve the 
base depOSition process, and the emitter diffusion process was revised by 
Niewoudt
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of the Laboratory staff. These measures had the desired effect 
of reducing the proportion of rejected wafers to about 10 per cent. 
FIGURE 5 . 6 
BATCH 924 
PROBED AT NEERI 
DATE 19821 08/13 
YIELD DISTRIBUTION WITHIN A TYPICAL BATCH 
AVERAGE YIELD : 51,6 % 
BATCH SIZE : f 0 WAFERS 
NUMBER OF DIE 
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FIGURE 5.7 MODIFIED BATCHYIELD ANALYSIS : YIELD VS TEST 
BATCH 924 (OTHER DATA AS FOR FIGURE 5.6 ) 
(THIS FIGURE GIVES THE TOTAL YIELD ON EACH TEST FOR ALL 
DEVICES PROBED) 
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FIGURE 5 . 8 BATCH YIELD AS A FUNCTION OF BATCH (TI ME) 
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5.6.3 A test for early warning of reduced yields 
In this section a more sensitive test is described that was devel-
oped to provide an early warning of deviations or trends in yields. The 
data provided in Section 5.6.2 are used in the demonstration of the tech-
nique. 
Figure 5.10 (page 205) shows two curves. The first is a moving 
average yield of the data presented in Figure 5.8 (page 205). The yield 
was averaged over 20 batches and has been plotted for each increment of 10 
batches. This gives a better indication of progress than the cumulative 
average curve presented in Figure 5.8 (page 205), and shows that a small 
upswing in yield occurred towards the end of the two-year period. 
The first derivative of the moving average, as shown in Figure 5.10 
(page 205), provided an extremely sensitive test for the trend in yields. 
When points on this curve are below the abscissa, the yield is dropping, 
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and when above the abscissa, the yield is increasing. The sharp rise of 
both curves at the end of the two-year period was the result of the improve-
ments introduced in both the base and emitter processes. 
5.6.4 Use of Data Management on a wider scale at NEERI 
The analyses of test data presented in Sections 5.6.2 and 5.6.3 
could well have been applied within six months of the commencement of 
production of the high-voltage transistors, with the result that negative 
trends would have been observed. More consistent recording of data on each 
high-voltage device type was instituted, making it possible to observe 
trends wi th considerably more success. 
The above section gave an example of a specific case of the suc-
cessful use of data management techniques. In the view of the author, the 
wider use of data, already available on a very broad base as part of the 
production activity, coupled with appropriate reduction and visibility 
enhancement procedures, will be essential steps if the success of futUre 
production programmes is to be ensured. 
5.6 CONCLUSION 
Chapter 5 has described the wide base upon which the transistor 
development projects were handled. Process development followed the 
critical analysis of available and required facilities. In addition 
considerable assistance was lent to activities outside the CSIR that were 
beyond the scope of the project as originally defined. These activities 
contributed materially to the outstanding success achieved. 
Process development has shown that carefully considered use of 
classical processing techniques can yield devices exhibiting outstanding 
stability when subjected to stress conditions. In addition, experimental 
results indicate that there is a possibility that the aluminium alloying 
process may be associated with non-electrically active emitter defects. 
It became evident that during the transfer and industrialization of 
the process technology regular and direct 'lateral communication' of copies 
of handwritten information to all parties involved was important, in that 
interest and a feeling of involvement were maintained, these being among 
essential factors ensuring the success of this operation. 
A vivid example was given of the importance of the use of data 
management techniques in highlighting production problems, and this 
investigation has led to the more systematic and analytic use of electrical 
test data. 
Whilst the author took the initiative in instituting the measures 
noted in this chapter, the co-operation of numerous colleagues and assoc-
iates, freely given, was essential to the success of the undertaking. 
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CHAPTER 6 
A POSTSCRIPT FURTHER DIRECTION FOR RESEARCH IN HIGH-VOLTAGE DEVICES 
6.1 SUMMARY OF CHAPTER 
This chapter presents some thoughts, substantiated by measurements 
already made, on possible future developments in high-voltage devices that 
could be applicable to the telecommunications industry in South Africa. 
6.2 SURGES ON TELEPHONE LINES: A PERSONAL EXPERIENCE 
On a January day in 1967 the author was ankle-deep in swamp water 
repairing a fallen telephone line, about 50 km from the rural settlement of 
Mulobezi, in Zambia. Despite the cloudless sky, jolt after jolt of static 
electricity induced in the line made repair work both painful and slow. 
The telephone line was some 200 km long and consisted of a single 
conductor, the earth being used as the return circuit. To counter high 
background noise and significant line attenuation, amplifiers using the 
latest high-voltage transistors had been fitted to the microphone circuits 
of each telephone in the system. Within a few weeks all the amplifiers 
had been put out of action by line surges, and the whole system was 
rendered useless. This lesson imprinted on the author's mind the direct 
incompatibility of standard semiconductor devices and significant lengths 
of conducting lines. 
6~3 THE PRESENCE OF SURGES IN MODERN TELECOMMUNICATION SYSTEMS 
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Today, telecommunication systems are a far cry from the simple 
installation described above. In the Republic, the major trunk routes are 
handled by microwave systems, and in the not too distant future the optical 
fibre link will do much to reduce the proportion of conducting connections 
between metropolitan exchanges. Optical links to subscribers, capable of 
handling considerable volumes of data, or installed for other purposes, 
such as video, are fast becoming a reality. Despite the advance of optical 
techniques, conducting links predominate at present, and very many existing 
routes will be optimized with the aid of digital techniques. 
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Prinn70 has measured the magnitude of surges on underground cables, 
and Debb071 has shown that whilst surges may be non-destructive to the elec-
tronic systems in use for pulse code modulation (PCM) links, these systems 
have to be so designed that interference with the digital signal does not 
cause data corruption. The author did not pursue the matter of surges on 
inter-exchange links, as local data were still being gathered. However the 
large-scale production of standard telecommunications cables has shown no 
decline (Brice, pers. comm. H) and it may be logically concluded that for 
many years to come the necessary overvoltage protection for surges arising 
on the link between electronic exchange and subscriber will be required. 
6.4 SURGE CONDITIONS ON THE SUBSCRIBER LOOP 
The author addresses this chapter to the problems associated with 
surges on subscriber loops, about which considerable information was accum-
ulated as a result of the investigations carried out for this thesis. From 
both personal experience and interaction with the staff of the Department of 
Posts and Telecommunications it was known that in this country the protect-
ion of electronic systems in these loops presented severe problems, and that 
damage to telephones due to surges was commonplace. Before returning to the 
development of devices for the protection of electronic telephones, the status 
of high-voltage technology for electronic exchanges is reviewed briefly. 
In other parts of the world, the advent of the fully electronic 
digital exchange with analogue subscriber lines has in no way affected the 
need for semiconductor devices capable of blocking high voltages. 
Ballantyne72 has stated that integrated circuits for switching subscriber 
lines in the USA should be able to withstand surges of up to 530 V. In 
Japan, Kawarada et al. 73 have developed receive-transmit (RT) interface 
circuits capable of blocking 320 V surges. According to Ballantyne et al. 72 
there is a need for the ability to block these high-voltage levels because 
'Protector devices in the central office limit the voltages, and decrease 
- but do not eliminate - the currents resulting from these surges'. The 
figure of 530 V given by Ballantyne et al. 72 is entirely in line with the 
experience of Parsley40 and the author39 , according to which gas arresters, 
rated at 350 V and capable of sinking surges as high as 10 kA, could take 
more than 1 ps to strike, whilst short-duration voltages approaching 500 V 
were recorded during tests. 
HD Brice (1984) Production Manager, African Telephone Cables (Pty) Ltd, POBox 
As the RT interface circuits must be able to conduct in both direc-
tions owing to the use of AC signalling, gated diodes with 'on' resistances 
as low as 5 ohms are commonly used in parallel but reversed pair configura-
tion, one pair for the forward line and another for the return line. In 
order to integrate these devices, an oxide isolation technique is employed, 
and an example of a gated diode is shown in Figure 6.1 (Page 211). In this 
case a total of four identical diodes would make up the RT switch. The 
gated diode is kept turned off with the application of a high voltage to 
the gate electrode. To connect a loop, the gate bias voltage is reduced so 
that the diodes are turned on to give a low-impedance path between the sub-
scriber line and the subscriber line interface circuit (SLIC). Danneels 
et al. 74 have demonstrated that the SLIC can include protection against 
sinking or sourcing of excessively high currents. With the RT circuit 
switched on, the SLIC must be protected from transient overvoltages by the 
addition of extra protection circuitry, either included as an additional 
discrete component, as described by Smithies39 for the LS5000 type 'crow-
bar' device, or possibly integrated into the RT switch. In view of this 
Ballantyne et al. 72 indicate that it is necessary for the RT switch to 
be able to withstand short, high-current surges. In Section 6.7 is dis-
cussed a possible means of overcoming this problem, which places physical 
limitations on the minimum size of both the RT circuit and the size of 
bonding wires that must be used. 
6.5 APPLICATION OF NEGATIVE-RESISTANCE DEVICES 
Whilst no local technology is available for manufacturing oxide-
isolated switches, an important contribution to high-voltage switch tech-
nology, with immediate application to telephone protection, could never-
theless be made if devices exhibiting negative-resistance characteristics 
were employed. 
Four different new devices with negative-resistance characteristics 
at high voltages have been reported on by Fursin75 , Wu and Lai76 , Wu and 
Wu
77 
and Galuzo and Matson78 • Of these four devices, the 'Lambda Bipolar 
Transistor' (LBT) described by Wu and Wu77 is of direct application. 
Figure 6.2a (page 213) shows a section of an LBT, and it is clear 
that the device could be made in standard bipolar transistor technology. 




FIGURE 6. I THE GATED DIODE SWITCH 
A cross-section of the gated diode switch, as presented by 
Ballantyne et. al72 • The switch is fabricated using oxide 
isolation (OXIS) technology with islands of P-type silicon 
surrounded by an isolating layer of silicon dioxide, all buried 
in a polysilicon substrate. The dielectric strength of the 
isolation oxide exceeds 600 V. To provide conduction in both 
directions, pairs of diodes are connected in parallel but are 
reversed with respect to each other. 
The diode is similar to an N-P-N-P four-layer diode, but unlike 
a thyristor it is normally conducting. To keep the diode 'off', 
a high positive voltage is maintained on the gate electrode, and 
this depletes the conducting channel between the anode and 
cathode diffusions. 
voltage is reduced. 
To switch the diode on, the gate electrode 
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a field-effect transistor. The gate is held at collector potential, and as 
the collector voltage increases, the P-base region under the gate is inverted 
to form an N-channel between the source and drain. This has the effect of 
passing base current into the emitter circuit and turning the device off. 
The equivalent circuit of the LBT is shown in Figure 6.2b (page 213), and 
the collector characteristics are shown in Figure 6.2c (page 213). 
Clearly, a device with these properties would have immediate appli-
cation in the Disa telephone, where current is being passed through the 
O.N. Darlington in the off-hook condition. Parsley40 has sho~n that fail-
ure of this device can occur with applied surges of less than 350 v. 
In an experiment conducted at Potelin the author showed that a 100 pF 
capacitor connected from the positive side of the bridge circuit in the Disa 
telephone to the base of the transistor TR6, in the dial circuit, would turn 
off the O.N. transistor for the duration of the surge, thus preventing fail-
ure of the Darlington. Figure 6.3 (page 213) shows key components in this 
protection scheme. (A more complete circuit diagram of the dial was given 
in Figur~ 3.3, page 65.) 
An LBT Darlington could, in principle, form a direct replacement for 
the PT018 and would involve no engineering changes to the actual telephone. 
The author undertook a series of experiments to evaluate the use of a simu-
lated LBT in the telephone. Figure 6.4a (page 214) shows the circuit used 
to simulate an LBT, and Figure 6.4b (page 214) shows the electrical charac-
teristics of the circuit, which indicate that the device turned off rapidly 
at about 80 V. When tested in the O.N. and impulsing stages of the tele-
phone dial, no impairment of telephone operation was detected. It was, 
however, possible to subject the telephone to sustained high voltages of 
up to 350 V without any damage to either of the modified Darlingtons. 
Only one possible drawback of this circuit was obvious, it being 
possible to destroy PT018 Darlington transistors by running them at 
collector currents approaching 1 A at a collector-emitter voltage of 50 V. 
This was not a condition that could be induced in the telephone, as the 
drive currents to the bases of both the O.N. and impulsing Darlingtons were 
limited, but it could be a consideration in other applications. Figure 
6.4c (page 214) shows a circuit that limited the collector current to about 
160 mA; This circuit with both a negative-resistance and current-limiting 
characteristic was found to operate well in the telephone, and it was not 
B C 
C 
FIGURE 6.20 THE BASIC DEVICE STRUCTURE OF AN 
NPN LAMBDA BIPOLAR TRANSISTOR 
(AFTER Wu AND WU 77 ) 
C 
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FIGURE 6.2b THE EQUIVALENT 
CIRCUIT OF A LAMBDA BIPOLAR 
TRANSISTOR. As VCE INCREA SES) 
ID INCREASES AND REDUCES THE 
BASE CURRENT I~ THUS IMPARTING 
THE NEGATIVE RESISTANCE CHARAC-
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COLLECTOR - EMITTER VOLTAGE. VCE 
FIGURE 6.2c COLLECTOR CHARACTERISTICS 
OF THE LAMBDA BIPOLAR TRANSISTOR. BELOW 
VTO THE CHARACTERISTICS ARE IDENTICAL TO A 
STANDARD B I POLAR TRANS I STOR AND ABOVE VTO 
THE COLLECTOR CURRENT DROPS. BREAKDOWN IS 










FIGURE 6 . 3 SURGE PROTECTION OF THE C.N. DARLINGTON BY THE 
ADDITION OF THE 100 pF CAPACITOR, SHOWN IN THE DOTTED LINE PART 
OF THE CIRCUIT. IN THE PRESENCE OF A RAPIDLY RISING SURGE 
ACROSS THE TELEPHONE, THE CURRENT VIA C TURNS ON TR6 WHICH 
TURNS OFF THE C.N. DARLINGTON, COMPRISING TRI AND TR2. 
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FIGURE 6.40 
CIRCUIT USED TO SI MULATE 
THE LAMBDA BIPOLAR TRAN-
SISTOR . 
FIGURE 6.4 b 
COLLECTOR CHARACTERISTICS 
SIMULATED BY THE CIRCUIT 
IN FIGURE 6.40. NOTE THE 
SHARP CUT-OFF AT ABOUT SOY. 
FIGURE 6.4c 
THE INCLUSION OF A 3,3 .n. 
RESISTOR IN THE EMITTER OF 
THE PTOIS DARLINGTON LIMI-
TED THE COLLECTOR CURRENT 












destroyed by the application of a high base-current at a collector-emitter 
VOltage of 50 V. 
Without recourse to an IC technology, it would appear to be diffi-
cult to realize an integrated Darlington with current-limiting capability. 
However, the use of distributed emitter ballast resistors in the output 
stage would be beneficial. Figure 6.5 (page 216) shows a distributed-
element equivalent circuit of a Darlington transistor with emitter ballas-
ting. At higher current levels significant voltages would appear across 
the emitter ballast resistors, and more current would be forced into the 
bases of the transistors with lower values of ballast resistance. By 
appropriate emitter ballasting, the gain of the transistor would be limited 
to a certain extent at high current levels and, what is more important, it 
should be possible to distribute the resistors in such a way that there 
would be no destructive hot-spot formation. Whilst this measure might not 
fulfil the requirements of an ideal current-limiting circuit, it would 
provide a transistor with a considerably greater surge immunity, and one 
that could be integrated with an LBT. 
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Figure 6.6 (page 216) shows how the LBT could be combined with emit-
ter ballasting in a Darlington transistor in order to provide a combination 
of safe current-limiting at low to intermediate voltages, and the negative-
resistance characteristic at higher voltages. A potential advantage of the 
structure, when compared with the GAT evaluated in Chapter 2, is that with 
the base and emitter shorted by the FET it should be possible to realize a 
value of BVCEO equal to BVCBO and BVCBS • This would mean that the clamp 
transistor used in the PT018 could be dispensed with and that for the same 
breakdown voltage the epitaxial layer resistivity and thickness could be 
decreased. It would be an additional benefit that a smaller active area 
would be required for the same collector resistance Rc, and this would off-
set the extra area required in the circuit for the FET and the additional 
resistors. 
6.6 TECHNOLOGICAL IMPLICATIONS 
When Wu and Wu77 developed their device, they were aiming not at a 
high collector-emitter breakdown, but rather at a single device with a neg-
ative-resistance characteristic. In a later publication by Wu and Sheng79 , 
the light-sensitive characteristics of the device were investigated. 





FIGURE 6.5 DISTRIBUTED-ELEMENT APPROXIMATION FOR AN EMITTER-
BALLASTED DARLINGTON TRANSISTOR. R2 > R1, R:3 > R2 ETC. AND 
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FIGURE 6.6 A LAMBDA BIPOLAR DARLINGTON TRANSISTOR WITH EMITTER 
BALLASTING. R1 AND R2 ARE DIFFUSED RESISTORS FOR ENHANCING THE 
OPERATION OFTHE TWO FET'S CONTROLLED BY G1 AND G2. TURNING 
OFF THE DRIVER AND OUTPUT STAGES ENABLES BVCEO TO APPROACH 
BVCBO ' THE INTERDIGITATED FINGERS F1, F2 AND F3 HAVE DIFFERENT 
WIDTHS TO CHANGE THE VALUES OF BALLAST RESISTANCE. 
exhibited values of BVCEO of 100 V. To extend BVCEO to 500 V in discrete 
transistor technology would not appear a problem but if it were desired to 
use the device in the telephone application where exchange voltages of 
typically 50 V were to be switched, it would be necessary to control the 
value of the turn-off voltage VTO accurately. Accurate control of VTO 
would require either accurate base pre-deposition or subsequent threshold 
adjustment. Ideally this should be done using ion implantation which, for 
the purposes of development, could be carried out at a number of local 
facilities. As part of a production programme, the purchase of a dedicated 
implanter is regarded as essential. 
Emitter ballasting falls into the same category as ion implant-
ation, since laboratory apparatus for sputtering suitable metals or 
silicides is readily available, but dedicated equipment for production 
would have to be purchased. 
6.7 APPLICATION OF THE LAMBDA BIPOLAR TRANSISTOR (LBT) PRINCIPLE 
TO GATED DIODES. 
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Figure 6.1 (page 211) shows that in principle the gated diode used 
in the RT circuit is similar to a bipolar transistor, except that two addi-
tional diffusions have been added to the collector region and the device as 
a whole is in an oxide dielectric. As the resistance of a gated diode when 
turned on is only a few ohms, very large currents would have to flow through 
the device in order to generate a voltage large enough for LBT action. How-
ever, when it is considered that the RT switch handles both the forward and 
return lines to the subscriber loop, large differential voltages, potential-
ly damaging to the SLIC, could be used to turn off the gated diode in order 
to block the high voltage. 
Investigation of this possible application of the LBT principle 
could be carried out in discrete device technology using N-type epitaxial 
layers on P-type substrates, initially obviating recourse to an oxide 
isolation process. In this manner a valuable research objective with 
far-reaching implications could be pursued, as in the new generation of 
electronic exchanges being introduced into service in the Republic use 
is still being made of relays as the interface between the exchange and 
subscriber line. (Vlok, pers. comm.#) 
#B Vlok (1984) Post Office Telectronic Institute, Private Bag X74, Pretoria 
0001, Republic of South Africa. 
6.8 CONCLUSION 
The application has been highlighted of interface devices and inte-
grated circuits in the switching, isolation and protection of the complex 
and sensitive electronic circuits used in modern telephones and digital 
telephone exchange systems. 
The Lambda Bipolar Transistor (LBT) was identified as a component 
that would be of immediate application in telephone dials, and one that 
could be developed with existing facilities. Experiments with a simulated 
LBT indicated that it was able to withstand sustained high-voltage surges 
without degradation of the device itself or telephone performance. It was 
shown that if the device were operated at an intermediate voltage and high 
collector current, it could still be destroyed. As it would be difficult 
to incorporate a current-limiting circuit using only discrete transistor 
technology, a compromise solution was proposed where emitter ballasting 
could be used to drop gain at higher current levels and distribute the 
thermal load more evenly across the device, thereby providing a greater 
measure of overload immunity. 
To address the need for exchange protection that could be incorp-
orated into RT interface circuits, it was suggested that the LBT principle 
be applied to gated diodes in order to turn them off in the presence of 
high differential-voltages. Standard bipolar transistor technology could 
be used for preliminary investigations. 
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SECTION 8 APPENDICES 
APPENDIX 2.1 
SPECIFICATION FOR TRANSISTOR TR2 IN PROTEA TELEPHONE WITH lN4148 DIODE IN 
SERIES WITH BASE. ISSUE 3, DECEMBER 1977 
TELECOMMUNICATION HEADQUARTERS 
OFFICE OF THE CHIEF ENGINEER 
CUSTOMER SERVICES SECTION (3E613) 
1.0 TYPE, PACKAGE AND LEAD CONFIGURATION 
1.1 ~: NPN Silicon 
1.2 ~: JEDEC TO-5 or T0-39 
1.3 Lead Confjguration: 
2.0 RATINGS AT 25 °c AMBIENT TEMPERATURE 
No. Parameter Test Condition 
2.1 VCEO(SUS) IC = (to be specified by 
manufacturer) 
2.2 V(BR)CBO IC = 100 pA 
2.3 V(BR)EBO IE = ·100 fA 
2.4 ICM(PK) 
2.5 ICM(AV) 
2.6 I CBO VCB = 140 V 
2.7 lEBO VEB = 4,5 V 
2.8 VCE(sat) IC = 30 mA; IB = 1,5 mA 
2.9 VCEK IC = 60 mA; IB = value for 
which IC = 66 mA at VCE = 6 V 
2.10 hFE ( 1) VCE = 7 V; IC = 60 mA 
2.11 hFE (2) VCE = 4 V.; IC = 20 mA 
2.12 hfe VCE = 7 V; ICB = 60 mA 
f = 1 kHz 
(J 

















2.13 fT VCE = 4 V; IC = 20 mA 0,5 MHz I 
... -
APPENDIX 2.1 CONTINUED 
TRANSISTOR SPECIFICATION TR2 - ISSUE 3, DECEMBER 1977 
3.0 RATINGS AT 95 °c CASE TEMPERATURE (Heat sink 50 °C/W fitted) 
No. Parameter Test Condition Minimum Maximum 
3.1 Tjmax (PTOT ) 
150 
3.2 PTOT VCE = 13 V; IC = 78 mA 1 
Dissipation time = 5 hours 
3~3 P 1( PK) VCE = 50 V; Ic = 300 mA 15 
Dutyfactor = 6% 
Pulse repetition frequency 
= 2,5 kHz. Total 
dissipation time = 100 ms 
3.4 P2(PK) VCE = 130 V; IC = 750 mA 100 
Dutyfactor = 0 
Dissipation time = 10 Jls 
4.0 ALLOWABLE CHANGE IN PARAMETERS AFTER PARAGRAPH 3.0 TESTS HAVE 
BEEN CONDUCTED 
Parameter Allowable change 
4.1 hFE (l) 
+1- 20% of originally measured value 
4.2 hFE (2) 
+1- 20% of originally measured value 
4.3 hfe 
+1- 20% of originally measured value 
4.4 I CBO 
+ 100% of originally measured value 

















































































DESIGN OF THE PUNCHTHROUGH COLLECTOR USING DATA FROM A 1 700 V DIODE DESIGN 
Case 4, marked '*', was scaled for the PT014 collector design as the use 
of a collector region with a width of approximately one quarter of the full 
depletion width at the avalanche voltage was found to provide a good compro-
mise between epitaxial layer thickness and resistivity for the PT014 collector. 
WD is the avalanche depletion width and We the collector width, in the table. 
Table 2.1 Alternate Designs for a 1700 V Diode 





8 X 1013 1700 160 
7 x 1013 1850 .918 .714 180 
5 x 1013 2400 .708 .460 240 
* 3 x 1013 3600 .472 .273 380 
2 x 1013 5100 .333 .183 560 
1.5 x 1013 6500 .262 .140 740 
1 x 1013 9000 .189 .099 1100 
Table from Ghandi 16 . 
(Ghandi S K (1977) Semiconductor power devices. New York 











APPENDIX 2.3 PT014 WAFER SPECIFICATION 
High resistivity silicon, monocrystalline epitaxial wafers 
Sybstrate 














(b) Orange peel 
(c) Haze 
(d) Dimples 





(a) Saw marks 
Antimony (n type) 
0,007 ohm.cm min. to 0,020 ohm.cm max. 
1-1-1 off 1,5 +/- 0,5 degrees 
50,8 +/- 0,4 mm 
280 +/- 25 }1m 
max. 25}1m typical l0)llll 
max. 13 pm typical 8}1m 
max. 10}lm typical 4}1m 
orientation 1-1-0 +/- 1 degree 
width 15,9 +/- 1 mm 
none 
500/cm2 max. 
90% of all slices free of scratches. Balance 
max. 3 scratches per slice, total accumulative 
length not to exceed 12,5 mm. 
Free of orange peel. 
Free of haze. 
Free of dimples. 
7-21 um maximum penetration 2 mm. 
No chips with apex or penetrating the entire 
thickness of the slice. 95% of all slices free 
of chips. Balance max. 2 chips not extending 
further than 0,5 mm towards centre of slice. 
Chips extending less than 0,25 mm towards centre 
of slice not considered chips, but not to exceed 
3 in number. 
No damage shall be revealed due to insufficient 
stock removal after one minute Sirtl etch. 
No more than 3 light reflecting particles which 
cannot be blown off with antistatic nitrogen blow. 
80% of all slices free of particles after nitrogen 
blow. 
Specially treated matte reverse side. 
90% of all slices free of saw marks. 
Balance very light saw marks, < 10}lm depth. 
APPENDIX 2.3 CONTINUED PT014 WAFER SPECIFICATION 
(b) Cleanliness Free of contamination which cannot be removed 
by standard cleaning methods commonly used 
in the industry. 
AQL of 1,0% applied to all mentioned parameters. 





phosphorus (n type) 
33-50 ohm. cm 
(Measured by cap. method min. AQL 1,5%) 
38-52 pm 
(Corrected I.R. measurement min. AQL 1,5%) 
Inspection of epitaxial slices 
Visual, unaided, carried out on 100% of wafers. This applies to the 







90% of wafers scratch free, the balance 
three scratches per wafer, cummulative 
length less than 12,5 mm. 
95% of all slices free of any kind of chips. 
Balance max. 2 chips not extending further 
than 0,5 mm towards the centre of the slice. 
Maximum length 5 mm and total cummulative 
length not to exceed 12,5 mm. 
Max. 5 per slice. 
No visible edge crown. 
None. 
Stains: None. 
Orange peel effect: None. 
Ripples: None. 
Pits and dimples: None. 
Cracks, fractures, 
Crow's feet: None. 
Foreign matter: 80% of all slices free of particles after nitrogen 
blow. Remainder - no more than three particles 
per wafer. 
Slip and/or lineage: < 5 lines (after Sirtl etch). 
Microscopic examination 
One wafer from each batch is to be Sirtl etched and examined under a 
microscope: 


































































REPaID' CN EIEcrRICAL TESl'S OF TRANSISI'OR 
TR2 FROM C.S.I.R. 
27th June, 1979 
!:QUIPMEN!' USED: 
l'eradyne tester type T354 with prograrmes ffI' ~12~ - ~3 
TT ~121 - ~3 
lsci110sccpe Tektronix type 7633 





































VCEO(SUS) @ IC 
V(BR)CBO @ IC 
V(BR)EBO @ IE 
I 
CBO @ VCB = 
lEBO @ VEB 









Test 7 VBE as for Test 6 
Test 8 to Test 11 are for 
knee voltage acceptance. 
Test 12 hFE (l) @ IC = 60 rnA and 
Test 13 
VCE 
hFE (2) @ IC 
VCE 
7 V 
20 rnA and 
4 V 
Test 14 hfe at 1 kHz as for Tes t 12 
lttree deviCEs of each type plus rejects were data10gged during 
:ests @ 25°C Terrperature anbient. 
;arrpling results of TYPE 'A'. 
::eviCE No. 1 
~est Test 
2300 2, 2400 
.CXNA 6 , 8lmv 
117.1 10, 112.9 
.3 , 116.5 14, 117. 
Test Test 
3, 11.6V 4, • 95NA 
7, 686mv 8, 117.1 
11, 112.9 12, 117.6 
Page 2/ •••••• 
DeviCE No.2 
Test 
1 , 2400 
5 , .CXNA 




1 , 2400 
5 .CXNA 












Pejected - Failing paraneters. 
Test 
3, 011 
8 , 40.54 
10, 18.55 
Sarrp1ing results of TYPE 'B' 























13, 96.3 14, 97.63 




















3 , 12.2V 
7 , 68l1l1\T 
11, 121.2 
Test 




3 , 11.9V 
7 , 656mV 
11, 84.03 
Test 
3 , 11.2V 
7 658mv 
11, 91. 74 
Test 
4 , .CXNA 
8 , 125.5 
12, 126.3 
Test 
4 , 4.5NA 
8 , 124.4 
12, 126.3 
Test 




4 , 19 NA 
8 100.1 
12, 100 












































































1 , 2400 2, 
5 .OINA 6 , 
9 , 100.3 10, 
13, 99.66 14, 
Rejects - failing paraneters. 
Test 
10 , Average 
12, Average 
Sarrpling results of TYPE 'e' 



























































3 , 11. 9V 




7 , 64lrnV 
11, 102.5 
Test 
3 , 11.8V 
7 , 647mv 
11, 106.3 
Test 
3 , 12.2V 

































Rejects - Failing paraneters. 
Test 
1 20. 9V 
2 34.1V 
3 , .57mA 
PUlSE TEST 
The sane devices were smjected to pulse test, as per S.A.P.O. 
specificati01 for TR2 Issue 3 Decenber 1977, and retested on 
Teradyne. 









1 , 240V 
5 , .OCNA 





5 , .cnlA 







































7 , 688mv 
11, 118.3 
Test 
4, . OCNA 
8 , 117.1 
12, 117.6 
Test 
4 , .cnlA 
8 , 124.7 
12 , 126.3 
Test 
4, 4.5NA 
























esults of TYPE 'D' 
evice No.1. 
est Test Test Test 
240V 2 , 240V 3 , H.9V 4 , .<XNA 
.CXNA 6 , 78rrW 7 , 662mV 8, 95.69 
95.69 10, 82.98 H, 82.98 12, 100 
3, 95.38 14, 96.49 
evice No.2. 
est Test Test Test 
236V 2 238V 3 , H.2V 4 , 19 NA 
.7 NA 6 , 78rrW 7 , 6rorrfJ 8 , 99.66 
99.66 10, 90.90 11, 91.74 12, 100 
3, 99.17 14, 100 
evice No.3. 
est Test Test Test 
240V 2 240V 3 , 11.9V 4 , 4.4 NA 
.00 NA 6 , 79mV 7 , 662n1J 8 , 99.66 
99.66 10, 87.71 11, 87.71 12, 100 
3, 99.17 14, 100.3 
?esults of TYPE 'e' Device No.1. 
~est 'I'est Test Test 
17811 2 , 2l01l 3 , 12.2V 4 , 3.1 NA 
.00 NA 6 , 81 n1J 7 , 645n117 8 , 117.1 
117.1 10, 101.5 11, 101.5 12, 112.1 
l3, 116.2 14, 118. 
Page /6 ..... 
Page (6) 
e) J€sults of TYPE 'e' (ecnt'd) 
Device No.2. 
Test Test 
1 , 240V 2 , 240V 
5 , .00 NA 6 , 8l.rrW 
9 , 116.2 10, 105.2 
l3, 115.6 14, 116.8 
Device No.3. 
Test Test 
1 , 240V 2 , 240V 
5 .CXNA 6 78mJ 
9 119.7 10, 104.1 
13, 119.2 14, 120.6 
, ~  
,~SERRloNO 
Test 
3 , 11.8v 
7 , 648rnV 
11, 105.2 
Test 




4 , .00 NA 
8 , 116.2 
12, 112.1 
Test 






















APPENDIX 2.5: RESULTS OF MEASUREMENTS ON GATE ASSOCIATED TRANSISTORS WITH 
THREE DIFFERENT GATE SPACINGS DIFFUSED IN A NUMBER OF WAFERS OF DIFFERING 
RESISTIVITY AND ORIENTATION 
The test conditions for the automatic testing of the GAT wafers were 
hFE a t V CE = 1 V and IC = 5 mA 
2 VCEO(SUS) at IC = 5 mA 
3 BVCBO at IC = 1 mA 
The values of n were calculated using equation 2.5A (page 20) and the values 
of K' for the GAT devices, as defined in equation 2.6D (page 46), were 
obtained by taking the ratio of BVCEO for the GAT to the calculated BVCEO 
of a standard tranSistor with the same gain as the GAT. 
WAFER BATCH ORIENT. RES. TYPE GAIN BVCBO BVCEO n 
K' . 
STD 370 60 17 4,69 ----
DP38 110 60 24 5,13 1.09 
3 A <111> 1 
DP28 70 60 30 6,13 1,24 
DP20 30 60 38 7,45 1,31 
STD 120 56 17,5 4,12 ----
DP38 43 56 24 4,44 1,07 
6 A <111> 1 
DP28 30 57 32 5,89 1,28 
DP20 19 56 36 6,66 1,31 
STD 120 310 120 5,04 ----
DP38 43 310 180 6,92 1,22 
4H A <111> 10 
DP28 30 310 210 8,73 1,33 . 
DP20 20 310 225 9,35 1,32 
STD 300 305 115 5,85 ----
DP38 75 305 180 8,19 1,23 
2H A <111> 10 
DP28 48 305 190 8,18 1,21 
DP20 27,5 305 200 7,85 1,16 
-
APPENDIX 2.5 CONTINUED 
WAFER BATCH ORIENT. 
14H A <111> 
3H B <111> 
2T A <100> 
3T A <100> 
5T A <100> 
3E A <111> 
RESULTS OF ~lEASUREMENTS ON GAT TRANSISTORS .•.•.... 
RES. TYPE GAIN BVCBO BVCEO n K' 
STD 48 340 160 5,14 ----
DP38 19,8 340 220 6,86 1,16 
10 
DP28 16 340 240 7,35 1,18 
DP20 12,5 340 250 7,51 1,17 
STD 2 000 290 70 5,35 ----
DP38 370 290 140 8,12 1,46 
10 
DP28 145 290 165 8,83 1,44 
DP20 53 290 180 8,32 1,30 
STD 33,5 340 180 5,52 ----
DP38 15,5 340 230 7,01 1 ,11 
10 
DP28 12,9 340 240 7,34 1 ,12 
DP20 10,4 340 250 7,62 1,12 
STD 72 320 145 5,40 ----
DP38 27 320 210 7,82 1,21 
10 
DP28 20,4 320 225 8,56 1,23 I 
DP20 15,3 320 245 10,2 1,271 
STD 20,6 320 192 5,92 ----
DP38 10 320 248 9,03 1,14 
10 
DP28 8,4 320 265 11,3 1,19 
DP20 6,9 320 275 12,8 1,19 
STD 1 130 600 170 5,57 ----
DP38 248 600 280 7,23 1,26 
40 
(EPI) DP28 96 600 330 7,63 1,25 





























































PUSH BUn~ DIAL TRANSISTORS ZT435220 
On Normal Transistors (TRI-2) 
Dialling Transistors (TR3--4) 
e.>cc.\\. ~ ~f'H0"& o.'ID~ I 
50" • ...,. 
,-\~t. 












Vol tage-Battery 4," - s~ v 
; Resistance-Relay z ~eoo ... -:l ..... o~ ""~ 
= Resistance-Line • 0 - I'!. 00 ol-l ·,.....~ 
= Resistance-Telephone 
; VCE TR1+2 or TR3+4 
Voltage Diode Bridge 
Voltege Zener 
,arent resistances of the telephone ranges from ~ 135 ohm - zero line 
: to 300 ohm at - 1600 ohm line N2 unit. (S.A.P.O ~ Report No. 90 Fig. 73). 
It ions "ere performed to find the currents and voltages on the following 
Ie lines. 
lominel (400 ohm) 
.ong (1300 ohm) 
ero (0 ) 
ault (one leg to earth) 
,igh Volatge surges. 
C TR VB - VOB - VTR(or -VZ) 
RL + RR + I(T 
AL TRANSISTOR (TRI - 2) 
VB VDB \~R VZ RL RR PT 























. . .. /2 
IMPULSING TRANSISTORS TR3 - •• 
~ 
LINE VB VDB VTR VZ RL RR RT Ic 
V V V V ohm ohm ohm rnA 
NOMINAL 50 1,2 1 3V9 400 400 54,8 
LONG 46 1,2 3V9 1300 460 22,6 
SHORT 52 1,2 3V9 0 380 120,7 
FAULT 52 1,2 3V9 0 190 241,6 
NOTE :-
For above calculations it has been a§sumed that VTR = VCEsat = IV and 
VD = VF = O,6V x 2 = l,2V and vi = VI = 3V9, no allowance has been mode for 
parameters other than above. Resistors are assumed to be nominal. 
For dialling transistors the transistor are not biased on permanently. 
The maximum time that the impulsing transistors will be on will not exceed 
860mS and never be less than 3OmS. 
BOOnS = lOP or PDP 
30mS Make Pulse 
BASE CURRENT Ib 
ON NORMAL 
The bose current of TR2 is made up of the currents via RIO and R3. 
The Value VT is obtained from S.A.P.O. Report No. 90 Fig. 7 •• 
MINIMUM Ib Long Line (Blue Box) 
VT - 2x VBE 
R3 
+ VDO - 2xVBE 
RIO 
= 4,5 - (O,6x2)+ 2,5 - (O,6x2) 
470K 22K 






12,5 - 1,2 
470K 
VOl) - 2xVBE 
331< 
+ 3,5 - 1,2 
22K 
2,5 - 1,2 
33K 
3,5 - 1,2 
33K 
3. - 1,2 
33K 


















































































Ic Ib RATIO 
1,) •• 1\t !» mA .fA 
47,8 96 5n} 21,2 66 322 
96,8 128,5 754 @ VCE = 1,8 V 
154 130· 1185 
:NG 
54,8 55 W6} 22,6 39 579 
120,7 70 1728 
@ VCE = 3 V 
241,6 76 3184 
LTAGE 
ut voltoge to the telephone is limited by avalanche diodes DAlOO2 and 
re during high voltage spikes, such as bock p..m.f . from relays during 
ng, and lighting overloads, the circuit will hove to tolerate on excess 
ent for the time that this hiah voltage persists. It is assumed that 
lanche voltage for the DAlOO2 will never ey-ceed JOOV. 
lling the time that the telephone, hence the transistor is subjected to 
h voltage is about 2mS nominal. For the ON Normal tran-
'however, during lighting strikes, this time can be extended up to 
(TABLE 2.2 - FLASH PARM1ETERS OF CSIR SPECIAL REPORT ELEK 165 by 
iksson, etc.), the gas protector will normally strike in less then 500hS 
ng upon dv/dt. 
the period that the telephone is subjected to thes~ high voltages th~ 
in the circuit will be as follows ;-
~2 
= VDO - ?VSE + VT - 2VBE 
RIO ~ 
= 3,6 - 1,2 + 300 - 1,2V = 745 }JA 
22K 470K 
= 'IT 300 = 2 ; 2.1A 
RT 134 
calculation ignores effect of VCEsat. 
mum Ic will only be limited by the bose current of TR4 and the goin 
evices TR3 + •. 
. . .. /4 









t«>TE ;- VES was observed in actual working model and no indication of any 






































































The requirement for the On Normal transistor (TRI,2) is fairly simple although 
these transistors are subjected to long periods when they are switched on 
(talking). 
These transistors are required to have a low VCEsqt to prevent the changing of n 
the characteristics of the Protea Telephone amplifier on long lIne workin ~ 
the telephon~ speech performance must be very similar to that of a telephone ~ 
with a rotary dial. These transistors can be subjectea to very high dissipation ~ 
problems such as lighting strikes or up to 2000mS. ~ 
The Impulsing transistors will be operated in cn impulse type mode. 
During short line impulsing it is not possible to provide high bose drive to 
the impulsing transistor, this is due to the IC's para~eters ond c ircuit design. 
This situotion does hot cou~e any problems as for os the exchange equipment 
is concerned but Goes aggrovate the power dissipation problem of the impulsing 
transistors, this probl~m will also be encountered during lighting strike~ wh en 
th~ collector current is limited only by the bose current ~e the VCE~at is not a 




NATIONAL ELECTRICAL ENGINEERING RESEARCH INSTITUTE 
NEERI/Evl 11/ 3 
NEERI / Ev/1 4/ 1 
HICROELECTRONICS DEPARTMENT 
' SKELETON ' SPECIFICATION FOR PUSH-BUTTON DIAL T1MNSISTORS 
Information in the sheet ' Push button dial transistors ZT435220 
drawn up by T}ISA and verbal information from Mr R Holmes has been 
used to assemble a ' ske l eton ' specifica t ion for the pushbutton 
dialling transistor . Specificat i ons for BP028 , BP039 and 2N3439 
have been disregarded at this stage , or simply used as a gui de . 
The ' skeleton ' specification gives the actual values that must be 
met by any transistor for use in the dialler. These figures may 
appear unrealistic and in fact they are just this as the circui t 
requirements have been used rather than measurements performed on 
devices found to be suitable. 
Where values have been suggested, there is either little or no 
information: Limits must be set and agreed to. 
In the cases where parameters to be met do exist, then the manu-
facturing limits must be set as well. 
Please note that device parameters are a strong function of tem-
perature, hence this must be taken into account: For example the 
transistor gains drop with decreasing temperature and if insets are 
not made to the 2SoC values, operation at say OoC could be adversely 
affected . TMSA is requested to consider all other limiting factors 
as well. 
\~,en essential limits are agreed upon I shall translate these into 
a ' realis t ic ' transistor specification with the following aims to: 
( I) Minimise number of parameter measurements at test. 
(2) Set realistic values of probe parameters. 
(3) Set final device acceptance parameters that a r e compatible with 
the probe parameters. 
These specifications will be applicable to complete devices and devi ce H 
to be assembled locally . 
S.A.5~ 
S A Smithies 
Semiconductor Technology Division 
Microelectronics Department 
SPECIFICATION FOR PUSHBUTTON DIAL TRANSISTORS 
(Figures deduced from figures supplied by TMSA) 
(Sugges tions ei ther from TMSA or CSIR) 
No Parameter Condition Suggested? 
Y = yes 
I Vcno IC = 10pA Y 
I = 0 E 
2 V CEO(SUS) IC = lOrnA Y 
IS = 0 
3 VEBO IE = 10pA Y 
IC = 0 
4 VCE(SAT)( I ) IC = 100mA 
I = SmA 
P. 
5 V CE(SAT) (2) IC = 12SmA 
IB = 7,5mA 
6 VCE(SAT) (3) IC = 160mA Y 
IB = 10mA 
7 VCE(SAT) (4) I
C = 2S0mA Y 
IB = 10mA 
8 VCE(SAT) (5) IC = SmA 
IB = 12SuA 
9 hFE ( I) IC = 100mA 
VCE= 1,8V 
10 hFE (2) IC = 125mA 
VCE= 3V 
I I hFE (3) IC = 4mA 
VCE= O, 9V 
12 hFE (4) IC = SmA 
VCE= 2, IV 
Deduced? Value 













Note: The figures for hFE(I) and hFE (3) as well as hFE (2) and hFE (4) were 
estimated using gain curves for the 2N3439 so that the products are 








































































24 September 1981 
Summary of results of a failure analysis exercise study on TR2 - Issue 3 
transistors, returned from the field, carried out by the Quality Assurance 
Inspectorate of the Department of Posts and Telecommunications. 
Transistor package 
Time of Manufacture 
JEDEC TO-5 and T0-39 
1977 to 1981 Quantity 602 
Out of the 602 TR2 - Issue 3 transistors 349 were on T0-39 (solid metal) 
headers, 126 of these the die was off ('popcorn effect') = 36.1% of this 
type. 
1. Leak testing 
1.1 Transistors failing gross leak: 
Quantity tested = 602; quantity failed = 32 = 5,31% 
1.2 Transistors failing fine leak (1 x 10-7 atm.cc/sec. He) 
Quantity tested = 570; quantity failed = 40 = 7,01% 
2. Visual inspection (after opening transistors) 
Quantity tested = 476 
2.1 Foreign material = 86 = 18,06% 
2.2 Metallization defects = 51 = 10,71% 
2.3 Scribing and die defects = 45 = 9,45% 
2.4 Wirebonding defects = 35 = 7,35% 
2.5 Electrically damaged = 34 = 7,14% 
2.6 Diffusion and underlying oxide layer faults = 5 = 1,05% 
2.7 Die bonding defects = 4 = 0,84% 
2.8 Die with no visual faults = 217 = 45,58% 
238 
Note Graphs for distribution of failures in quantity/week and photographs 
of assembly and other faults are not included her"e. 
Source of information F Schoombie, QA Inspectorate, Dept of Posts and 
Telecommunications, Pte Bag X74, Pretoria 0001. 
APPENDIX 3.4 PT018 WAFER SPECIFICATION 
High resistivity silicon, monocrystalline epitaxial wafers 
Substrate 














(b) Orange peel: 
(c) Haze: 
(d) Dimples: 





(a) Saw marks: 
(b) Cleanliness: 
Antimony (n type). 
0,006 ohm.cm minimum to 0,020 ohm.cm maximum. 
1-1-1 off 3 degrees +1- 0,5 degrees. 
50,8 +1- 0,4 mm. 
280 +1- 15 pm. 
MaXimum 25)l1D, typical 10 pm. 
Maximum 5)l1D, typical 3 pm. 
Maximum 3 pm. 
Orientation 1-1-0 within 1 degree. 
Width 15,9 +1- 1 mm. 
None. 
100/cm2 maximum. 
98% of all slices free of scratches. 
Balance: Maximum 2 scratches per wafer, 
accumulative length not to exceed 12,7 mm. 
Free of orange peel. 
Free of haze. 
Free of dimples. 
7-21 um penetration 2 mm maximum. 
95% of all slices free of chips. 
Balance: Maximum 2 chips not extending 
more than 0,5 mm towards the centre of 
the slice. 
No damage shall be revealed due to insufficient 
stock removal after one minute Sirtl etch. 
90% of all slices free of particles after 
nitrogen blow. Remainder up to 3 particles 
per slice. 
Specially treated matte reverse side. 
Free of saw marks. 
Free of foreign matter that cannot be 
removed by standard cleaning techniques. 
APPENDIX 3.4 CONTINUED PT018 SILICON SPECIFICATION 
(c) Edge chips: < 0,5 mm. 
AQL of 1% applies to all given parameters. 





Phosphorus (n type) 
50-75 ohm.cm 
(AQL 1,5% measured by capacitive method.) 
58-70 pm 
(Corrected IR measurement. AQL 1,5%.) 
Inspection of epitaxial slices 
Visual unaided, carried out on 100% of wafers. This applies to the 














Slip and lor lineage: 
Microscopic examination 
90% of wafers free from scratches. Balance 
may have a maximum of three scratches per 
wafer, cumulative length less than 12,7 mm. 
95% of all slices free of any kind of chips. 
Balance maXimum 2 chips not extending further 
than 0,5 mm towards the centre of the slice. 
Maximum 5 per slice. 







90% of all slices free of particles after nitrogen 
blow. Remainder up to 3 particles per wafer. 
Maximum 5 sources (after Sirtl etch). 
One wafer from each batch is to be Sirtl etched and examined under 
a microscope. 
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NEERI/Ev/V/l1/3 
NEERI/Ev/v1 141 I 22 February 1982 
- 2 -
Va lu es o f I CEO and lCBS call be expccted to be abou t hFE (:thotlt 100) 
times greate r th an in a discrete transistor of ttle same nature. 
This can be overcome by the use of pulldown ,"csistors in thc base 
ci rcu i ts of th e transistors . 1I 0\~ever in th e case of a l ong 
MICROELECTRONICS DEPARTMENT t e l ephone line where base drive cur rent is lo"er , inc lusion of 
such r esis tors might impair operation of the dial. 
CONTAMINATION OF DARLINGTON TRANSISTORS DURING ASSEMBLY 
Related document: Progress report on Darlington transistor PTOl8 from 
April 1981 to December 1981. File Ev/11/3. Date 
II December 1981. 
I. SUMMARY 
High reverse bias leakage currents measured on a number of Darlington 
transistors diffused at NEERI and assembled by STC may be ascribed 
to gross contamination. 
Contaminants detected may be divided into three distinct categories which 
comprise two main groups: 
a) LOQse particles which may be removed in an ultrasonic solvent 
wash. These are likely to affect some device parameters and will 
in addition form a reliability hazard. 
b) Contaminants included in or intimately attached to the silicon/ 
silicon dioxide system. These are likely to account for the high 
leakage currents and temperature instability observed. 
Based on this analysis, recommendations are made for clean working 
conditions to Federal Specification 209 and for the addition of two 
extra cleaning steps during assembly. 
2. TIlE DARLINGTON TRANSISTOR PTO 18 FOR THE PUSHBUITON DIAL TELEPHONE 
2.1 Higher leakage currents may be expected in the PTOl8 Darlington 
transiator when compared to a discrete transistor made in a 
similar process. This is simply due to amplification of the 
leakage currents in the first stage circuit by the output transistor. 
2.2 The speci fi ca tion proposed, see at t ac hed , t akes this into acco unt 
and inc lud es realistic value s for I CEO and lCIlS "hich are, in 
fac t, far lower than values that have been meas ured using a pair 
of 2N3439 traniisto rs. 
3. INCREASE IN LEAKAGE AFTER ASSEHBJ.Y 
The pre-production batch of PTOl8 devices had a yield of 96% for l eakage 
current a t the probe stage and only 32Z afte r assembly. Yield figures 
on other parameters were virtually unchanged. An investigation of 
assembled devices was indicated after further probing still indicated 
a gross anomaly . 
4. INVESTIGATION 
4. I Opt i ca l inspection of 20 de-topped transistol"S showed numerous 
particles on the surface of the devices a nd some stains. Some 
particles were removed by blowing with nitrogen. 
The location of particles and other irregular marks on al l 
devices was mapped. 
4 . 2 SEH in vestiga tion 
~.2. I Control samp l e 
Wafer number I of batch 1062 (the batch from which t he 
pr e-produc t ion devices were assembled) was inspected and 
ana l ysed in the SEM. See fig ure I . 
I" No l oose or fixed foreign particles were visible on 





















































2. No evidence of any contaminants was found using 
energy dispersive. X-ray analysis. 
4.2.2 Assembled samples 
S. DISCUSSION 
Numerous particles of size greater than 1 ~m were 
found on the surface and some were included in the 
oxide. 
The particles fall into three distinct categories: 
I. Particles such as silicon and aluminium which could 
be associated with assembly processes such as scribing 
and wire bonding. These particles were nostly larr-er 
than 1 0 ~m and were generally l .oose. 
2. Loose particles which could be removed by an ultrasonic 
solvent rinse which contained some or all of the 
following elements: 
K Ca Mn Fe Ni Zn Mg S 
These particles were generally in the size range 
1 - 20 ~m. Figure 2 gives a view of a contaminated device. 
3. Particles, generally of small dimensions « 5 ~m) were 
either intimately attached to the wafer or dissolved in 
the oxide. 
Analysis indicated the main contaminant to be iron (Fe), 
with small traces of the elements listed in 2. being observed 
Figure 3 shows the surface of the same device as in 2. after 
cleaning. 
Surface contaminants can grossly affect electrical properties of 
transistors by both direct and indirect means. It must be noted 
that diffusion of contaminants is not exclusively a high temperature 
6. 
- 4 -
phenomenon, it can take place at operating tempe ratures. The effects 
of surface contaminants can be found, in chapter 9 of 'Physics of 
Semiconductor devices' by S.M. Sze (Wiley-Interscience, 1969). 
S.I . Immediate effec ts 
In brief, immediate degradation of devices will result mainly 
from: 
I. Junction degradation through poisoning. 
2. Formation of spurious conduction channels either by field 
effect or direct doping. 
3. Degradation of the oxide dielectric leading to instabilities 
and high leakage currents. 
4. Impurities contaminating the bulk of the device which can act 
as traps that serio~sly degrade carrier lifetime thus 
affecting both small and large signal parameters. (Gain, for 
· example). 
S.2 Long term hazards 
Long term degradation of the device is a fu rther ri sk as of the 
contaminants found, most are fast interstitial diffusers. 
These will diffuse ' even under normal operating conditions and 
degrade device performance: 
S.3 Secondary failures 
lfuere large conductive foreign matter is found, (pieces of 
aluminium and silicon in this ca~e), mechanica l handling, in 
service shock etc. may cause metallization bridging. 
In this case both primary and induced or secondary component 
failure may result. 
RECOHI'IENDATIONS 
6.1 Clean environment 
Degradation as in S.l and S.2 due to particulate matter can be 
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~ 0 ~ .... , ~ 1-" a-. ..... 
operations under HEPA fil t ers. HEPA filters remove 99,97 % (or g N ~ ~ ~ m X Z 
greater) of particles 0,5 ~m and larger. This is the range of ~ ~ ~ e: ~ 
sizes found on the samples. ~ m ~ tQ> X 
t1"I < Q) v..I 
(0 ... . H\ 
11g-~ Ln V1 
Federal specifications 209A and 209B for class 100 conditions apply ~ ~ ~ ~ ~ (0 0 ~ n 
here. ~ 0 ~ 
~ ~ 
n ~ ~ 
o ~ 3 
6.2 Cleaning steps ;; ~ z 
. I' 'd " . ~ 0' ~ Two c ean1ng steps could be used w1th a vantage 1n the eX1st1ng ~ . ~ ~ 





.... . n ~ r~ =' 0 .... 
The contaminants in 4.2.2 section 3 will probably be found ;. ;; ~ ~ ;;; 
. (4 0) • m ~ m X C/) 
to be depoSlted ·before the hot SO C d1e bond step. 0 ~. N .... 
x.. 0 0 
~ " Z 
Q.. jooI . > f'Q) * 
• • ( • ). m ~ III -0 
A d1e r1nse before the bond but after wafer fractur1ng 1S ..... "" ~ <.n "'l ::c 
(/) "'C a (1) m 
recommended. < ~ ::: ~ ..... -b 
1-"- "' It) ......, ::J ::0 
~. h' Clo 0 0 
cr ...... (/) >< t::J 
6.2.2 Pre-encapsulation ' clean :;' lJ! ~ t:: g 
Most contaminants fell into the category of 4.2.2, sections ~ m ~ 
n • 0 
1 and 2,and here a pre-encapsulation ultrasonic rinse of g Z 
" Z -0 
assembled headers in a solvent such as Freon TF will prove ~ § ~ ~ m 0 
highly effective. ; ~ ~ 
~ " 
" III t::l m 
n ~ n 0' ~ I~ ' o (D 0 C ..... m 
~m~rtc en 
C1J 1-" QJ QJ 11 _ 
~ote: Suitable die rinsing jigs are available from Fluoroware Inc. (Local agent ~, ~, ~ , ~ m X ::s ::J ::s (D W ~ ('") 
SAETRA (Pty) Ltd. POBox 959, Pretoria, 0001). § "" ~ ~ 0 0 
rt"'O .... Q)Ul{Q) Z 
NEERI can supply details of another system whereby lots of die are held in ~ ~ g ~ ~ ~ 
(OM' CI'DLn Z 
position by vacuum for cleaning. 1.l F; ' ~ ~ III ,.. c: 
1-" ...... en t; Pl <: m 
~~~~.a""'" t:J 
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S A Smi thies ;; ~ ;; J;;' 
Semiconductor Technology Division 0 '" n ~ 
Microelectronics Department ~ . ~ ;;' tD r:. -· ~ _ :_ y - - . ~ ,-~- _ ~ 
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STC 
COMPO NENTS DIVISION 
P.O. BOX 286 BOKSBURG 1460 
TEL: (011) 52-8311 TELEX 8-3192 SA 
ELECTRONIC COMPONeNTS Of ASSESSED QUALITY 
BS CECC 50000 DETAIL SPECIfICATION 






NPN SILICON CASE RATED 
I ~:~ •• ~ .~ 
~=~~.-- . ~~ -ft~·~ ~ '= = ,'.\ L :: llL" . = ~-:,~~~~ _ 
LOW fREQUENCY AMPLIFICATION 
DARLINGTON CONNECTED 
TRANSISTORS IN HERMETICALLY 
SEALED METAL CASE 
- . .... ::;: [ J 
DHlENSIONS IN HIlLIMETRES 
TO - 39 
ASSESSMENT LEVEL F 
1. Limiting values (over the full temperature range unless otherwise 
stated). 
Hin Hax Unit 
Tease Case operating temperature -65,0 +125,0 .C 
Tstg Storage temperature -range -65,0 +125,0 .e 
VCOO Collector-base continuous Jdirect) voltage 300 V 




voltage with zero base current 
Emitter-base continuous (direct) reverse 
voltage 
Continuous (direct) collector curl'"nt 
Power dissipation: At Tease- = 25·C. 



























PARANE:TE R TEST CONDITION UNIT 
l'lin Max 
VBE(SIIT) IC = 100 rnA, IS = 1 rnA 2 V 
VCE(SAT) IC = 100 rnA, IS = 1 rnA 1,6 V 
VCEO(SUS) IC = 10 rnA, IS = 0 300 V 
T < 250 rns 
BVCBO IC = 100 lJA, IE = 0 300 V 
SVESO IB = 20 · 1JA, Ie = 0 10 V 
I CEO VCE = 240 V, IS = 0 500 lJA 
ICBS VCE = 240 V, VBE = 0 100 lJA 
ICBO VCB = 240 V, IE = 0 5 lJA 
I C13O (2) VeB = 200 V, IE = 0 
Tcase = 100·C ~ 3·C 500 lJA 
lEBO VEB = 6V, Ie = 0 1 1JA 
hfE ( 1) Ie =100 mA , VCE = 1,8 V 800 -
hfE (2) IC = 125 rnA, VCE = 3 V 1800 -
a. The saturation values in 1 and 2 are included to ensure that 
good co~tacts have been made to a device at probing and final 
test stages . 
b. A test for ICBS has been included to ensure that the the leakage 








































































I. Each transistor sllall bear Li1e following marking: 
a. The manufactUl'-:r ' s type number: PTOl8 
b. Thc factory idcntification code: S.T.C. 
c. The date code. 
2. Each package containing one or more of these transistors shall bear 
all the above markings. 
3. Coding: PTOl8 indicates CSIR Die 
Related documents 
This specification shall be read in conjunction with: 
BSE9000 
CECC 50000 
'Specifi cation of Basic Rules of Procedure.' 
'Harmonized system for quality assessment for electronic 
components: generic specification for descrete semi-
conductor devices'. 
Ordering information 
Orders for these transistors shall contain the following minimum infor-
mation: 
SILCON BIPOLAR ' DARLINGTON TRANSISTOR TYPE PTOl8 
6. Test conditions and inspection requirements 
I~OTE: Devices subject to test marked '0' shall not be accepted for 
release 
GROUr A 









base cut -off 
current 
I CBO{ 1) 

















VCE (sat) (1 ) 
Conditions at 
Tcase = 25°C 
CEeC 50000 unless otherwise 
ref. stated .. 
4.2.1. 
4 .3.4 .1 
T- OO l VCB = 240 V 
IE = a 
4.3.4.1 
T-006 
YCE = 1. ,8 V 
C = 100 rnA 
YCE = 3 V 
C = 125 mA 
4.3.4.1 IB = 1 mA 
T-004 C = 100 mA 
4.3.4.1 IB = 1 mA 
T003 C = 100 mA 
Page 4 
Inspection re~llire~ent3 
Ouality level F' 
Limits 

























































Pa ge 5 
by l o t. 
.t1HIATION D Conditions at Inspection req uirements 
ND Tease = 25 °C CECC 50000 
unl es s otherwise Qual it y l eve l F re f . 
,r 3.5.6 s t ated Limi ts 
lhits IL A.Q .L 11i n. Max . 
group B I S2 2 ,5% 
ens ions ND 4 .2 . 2 .1 
App. iii BS 3934 SO-134 
gr ollp B3 S3 2 , 5% 
d bending 0 4.4 . 9 F = 2,5 N No damage 
~roup B4 S4 2,5% 
jerabili ty NO BS 2011 16 h at 155°C dry Goqd wett~ 
1 ageiog Test Ta heat 
Method 1 
~rou p 85 S4 2 , 5% 
Ige of NO 4.4 .4 . - 65 to .. 125°C 
)erature lEC 68-2- 14, Test 
.owed by: Na 
,ler a t ed 0 4.4 .2 Method 1 
, hea t 
Ir 
ing NO 4.4 . 10 Tes t Qk and 
·ferred) Test OC method 2 
t r1cal 
s NO 
(1) 4.3 . 4IT-OOl Conditions and 




trical NO 4.5 See Page 9 for 
rance conditions of t est 
Duration 168 hours 
: rical 
; NO Condit i ons as for 
subgroup A2 
' 1) 4 . 3.41T~1 50 IJI\ 
) I, .3. 4 IT -00 1 512 
! ) 1152 
FORMATION Att r'i bute s i nfo r'm:l t io n f o r subGroups B3, B4, B5 a nd DB 
GROUP C 
No Le: P = Periodicity in months , n 
[xumi nation 0 
or CECC 5000 
t es t NO re f . 
~. 5. 
SubgrouQ C 1 




base NO 4.3.4/T-00 
cut - off cur-
r ent 
I COO ( 2) 
SubgrouQ C3 
Tens ile 
st r ength 0 4.4.9 
SubgrouQ C4 




te s ts NO 
I BO(l) 4.3.4/T-001 
hFE(l) 4.3.4/T-006 
SubgrouQ C6 
Shock NO 4.4.5 
Vibration NO 4.4.6 
£lectrica1 
tests NO 
[COO ( 1) 4.3.4 /T-OOI 
hF[ (1) 4.3. 4/ T-006 
samp l e Gizc, c 
Condit ions a t 
Tcase = 25°C 
unle ss othe rl!l ise 
Tcase = 100 0 C 
vca = 200 V 
F = 2,5 N 
Conditi ons Dnd 
limits as for 
subgroup A2. 
14 700 mis' for 
0,5 ms 
F = 100-2000 Hz at 
196 m/s' 
Condit ions and 
1 imits as fo r 
subgroup A2 
Page 6 
ucceptance cr iter ia 
In spection requiremenLs 
Qual i t y l eve l F 
Limi t s 
Units P n c 
Mj n r·l;w 
3 8 I 
3 10 1 
500 IJA 
3 8 1 
~o da tnage 
3 16 1 
















































c Page 7 
lie 
P ~ PeriodiciLy in month" , n siJmp le size , c acceptance criteria 
Conditions at Inspection requirements 
1m i 1'13t, i on D crer. T case = 25°C Quality level f NO 50000 
I t 3.5.(, /tef. unless otherwise Limits " ( Fl l. ed Min. l1ax. Units P n c 
' aroue C7 3 IB 1 
:elerated damp 0 4.4.2 Method 1 
lt 2B cycles 
!ctrical tests NO Condi tions and 
In(1) 4.3.4./ Umils as for 
T-OOI subgroup DB 
:( I) 4.3.4./ 
I-OU6 i 
(2) 
'grolJp C8 3 34 2 
,elrlca l 
lurance NO 4.5 See page 10 for 





,0(1 ) (1 .3.4./ Condit ions and 
T-OOI limitn as fOf 
( I ) (1.3.4./ SUblJfOUp 8B 
T-006 
(L) 
groue C9 3 34 2 
l'oge Cll high 0 4.4.1 Tstg = 1250C 
pefature DUl'a lion 1000 
hOUfS. 
eldc,,j le s ts ND 
II (1) 4.3.4./ Conditions and 
T-OOI limits as fnr 
( I) 11. 3.4./ sul>grollJl 80 
"I -OU(' 
U) 
Attributes informCJtion for subgroups [3, C6, C7 and C9 
Dflf'lA TlON Measurements informotion for ICaO(s ) hrf(l) and Ilrf (2) bofnre 
iJnr! ane l' subgroup CB. 
-- -- ----- -- ---


























25 50 75 100 125 150 175 
Case Temperature (OC) 
fig. 1 - Derating curve 
SOLDERI~G 
Soldered connections may be close to the seals of the pins provided that 
care is ' taken to conduct excessive heat away . 
The pin temperature during soldering should not exce~d 235°C for a 
maximum period of 10 seconds. 
The case should never be soldered to a heat sink as the heat required 
would pe rmanently damage the transistor. 
Equipment should be switched off before this transistor is either connected 
or disconnected in the circuit. Unlens this precaution is taken the transistor 
may be pcrmiJnen tly damaged by high trans ients . 
.!Y£. Unit 
Ther",,,l resistance: Junction t o case 
EndUl' :",ce Condition,s 
Revcr,;c bias ( lial f the samples). Tempe r ature 100 ± 3°C i n 
oil bath with reve rse bian app lied. 
forward biCls (Half the samples). Ambient t empera ture to be se t 
°CN 
nueh that the junction temperCltu re = 125°C when the transistor 






































































······PROGRAMME TO CALCULATE COLLECTOR CURRENT OF A DISCRETE •••••• 
······TRANSISTOR AS A FUNCTION OF VCE USING HODEL 2 AND WITH •••••• 
····CORRECTIONS FOR BOTH HIGH INJECTION AND TEHPERATURE EFFECTS'" 












······TEMPERATURE AT WHICH CONSTANTS WERE MEASURED •••••• 
TO=20 












······CORRECT HFEH, RC, AND RQS FOR TEMPERATURE •••••• 
VCT= (T+27 3}'8. 616E-5 





WRITE(6,'}DELT,HFEH,RC, RQS, VCT 
HFEMPREV=HFEH 
HFEH1=HFEH 
······SET ITERATIONS •••••• 
DO 2 WHILE(VCE.LT.VSTOP} 
K=O 
······CHECK IF TRANSISTOR IS IN ACTIVE REGION •••••• 
IF(VCE.LT.VCT}GO TO 3 
······CALCULATE IC HAX •••••• 







































• ••••• CHECK IF JC > JCCRIT FOR GAIN DROOP······ 
IF(K.GT.1} GO TO 5 
IF(CJH.LT.CJCRIT}GO TO 6 
•••••• CALCULATE GAIN ABOVE JCCRIT· •••• •• 
CJ=CJH 




IF(SQRT«HFEHPREV-HFEH}'·2}.LT.0.01}GO TO 14 
HFEHPREV=HFEH 
GO TO 4 
KJ=KJ+1 




··.···CHECK IF IN QUASI-SATURATION.····· 
IF(VCE-(EYECHVE'RC}}8,10,11 
.··.··CHECK IF IN CUT- OFF REGION ••••• •• 
IF(VCE.LT.VCO}GO TO 9 
•••••• CALCULATE IC IN QUASI-SATURATION· •• ••• 
EYEC=EYECHVE-((EYECHVE'RC}-VCE}/RQS} 
GO TO 12 
•• •• ·.CALCULATE VALUE OF IC IN CUT-OFF REGION······ 
EYECO=EYECHVE-«(EYECHVE'RC}-VCO}/RQS} 
EYEC=(VCE-VCT}/(VCO-VCT}'EYECO 
GO TO 12 
2 
•••••• SET IC TO ICHAX AT CHANGE TO NORHAL OPERATING REGION······ 
EYEC=EYECHVE 
GO TO 12 
...... CALCULATE IC IN NORMAL REGION USING EARLY VOLTAGE· .. • .. 
EYEC=(VCE+VE-EYECHVE'RC}'EYECHVE/VE 
GO TO 12 
.·.···SET IC 0 BELOW CUT-OFF ••• • •• 
EYEC=O.O 








































































APPENDIX 4.2 CONSTANTS FOR COMPUTATION 
Unless otherwise indicated on graphs or in the text the computation 
constants given in this appendix apply. 
1. Collector-emitter voltage VCE 
The values used for the PT018 were the two limiting operating 
voltages used were : 
1,8 V for the O.N. condition 
3.0 V for the Impulsing condition 
2. hFEM - The process gain measured on a discrete device below 
gain crowding at high injections with VCE just above VK• 
For the PT018 values of process gain were 60 or 180 
3. Conduction threshold voltage - VCT • 
A value of VCT = kT/q = (Temp + 273) x 8.616 x 10-
5 was found to 
give good correlation with measured characteristics in simulations. 
4. Region 1 (Cut-off voltage - VCO ) 
The default value of VCO = 0,2 V was found to give good results. 
5. Region 2 (Quasi-saturation and collector resistance) 
Typical values for computation were as below. 
For the PT018 RQS = 120 ohms 
RC = 80 ohms 
For the PTO 14 RQS = 60 ohms 
RC = 40 ohms 
6. Region 3 (Early Voltage - VE) 
A default value of VE = 1 000 V was used. 
7. Base resistance of the PT018 output transistor - ~2 
A defaul t val ue of 6 ohms was used. 
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APPENDIX 4.2 CONSTANTS FOR COMPUTATION (CONTINUED) 
8. The constant K in the VBE equation. 
A default value of 0,86 was used and was based on the measurements 
carried out on a number of transistors. 
(Note: A further constant '1' was used as kT/lq in the VBE equation 
and it was possible to obtain a better fit to measured values. A 
typical value of 1 = 0,8 was found to be suitable. In practice the 
default value of 1 = 1. was used as '1' only changed the performance 
of the simulated Darlington at very low values of VCE). 
9. The active areas of devices 
10. 
PT018 Output stage 
PT014 2 0,45 mm 
2 0,6 mm and driver stage 0,1 mm2 
Constants for gain crowding at high injection levels 
PT018 JC(CRIT) 
2 and D -2. = 0,65 A/mm = 
PT014 JC(CRIT) 
2 and D -1.21 = 0,6 A/mm = 
11. Temperature correction of hFE' RC' RQS and VBE2 
The temperature correction equations used for the first three 
parameters are given in Figure 4.15 (page 141) and the equation 
for VBE2 is given in equation 4.6a. The figures given below may 
be used for both the PT104 and PT018. 
hFE K1 = 5 x 10-
3/ oC RC K2 = 7 x 10-3/
oC 
RQS K3 = 5 x 10-
3/oC 
A default value of temperature of 25 °c was used. 
12. The area ratio N' of the PT018 was taken as 6 except when N' was 
used as a variable. 
13 Other constants used were normally specific to the computer program 
and are listed in the text, where applicable. 
249 
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APPENDIX 4.3 BASE EMITTER VOLTAGE VBE2 OF THE PT018 TRANSISTOR 
In this section the expression for the forward base-emitter voltage of a 
bipolar transistor operating in the active region is derived in order that 
the collector-emitter voltage of the driver stage of the PT018 Darlington 
might be calculated. The derivation is taken in part from section 14.2.1.1 
(pages 324/5) of " The theory and practice of Microelectronics' by S K Ghandi 
(John Wiley and Sons, New York, 1968. SBN 471 29718 6). 
Rote: A list of spools appears at the OOttoa of this page 
1. Derivation of the expression for the base-emitter voltage 
2. 
Let the base current be IB, then 
~ = In + Ip and from the above reference 
= qA{DnB x nB/WB + DpE x pE/LpE}{exp(q x V'BE/kT) - 1} 
= K'{exp(q x V'BE/kT) - 1} 
Re- arrangi ng 
V'BE = • • • • • • • • • • • • •• A 1 
Taking into account base series resistance the external base-emitter 
vol tage is 
= V'BE + RB x IB 
= kT/q x In(IB) + RB x IB + K • • • • • • • • • • • • •• A2. 
Guidelines for measurements to obtain K and ~ for silicon devices 
1. The transistor must be active with the collector set at the trans-
ition from region 2 to region 3 of Model 2 for these measurements. 
2. At a value of IB giving VBE < 0,6 V measure VBE and IB 
3. At a value of IB giving VBE > 0,9 V measure VBE and IB 
4. Use the results of 2. in equation A1 to find K 
5. Use the results of 3. and K in equation A2 to find RB 


































Diffusion constant for electrons in base 
Diffusion constant for holes in the emitter 
total base current 
Contribution of electrons to base current 




Diffusion length of holes in emitter 
Equilibrium concentration of electrons in base 
Equilibrium concentration of hole in emitter 
Electronic charge 
Absolute temperature in degrees -Kelvin 
Voltage between emitter and base terminals of 
transistor in forward biased condition 
Contribution to VBE by carriers 



















•• •• ··PROGRAMME TO CALCULATE THE COLLECTOR CURRENT OF AN •••••• 
•••••• •• INTEGRATED DARLINGTON TRANSISTOR AS A FN OF VCE •• • •••• 
"'WITH CORRECTION FOR HIGH INJECTION LEVELS AND TEMPERATURE" 
















······TEMPERATURE AT WHICH DEVICE PARAMETERS WERE MEASURED •••••• 
TO=20 
······OPERATING TEMPERATURE AND TEMPERATURE COEFFICIENTS •••••• 
T=25 
DHFE= 5 • E-O 3 
DRC=6.9E-03 
DRQS=5.E-03 


































APPENDIX 4.4 FORTRAN LISTING FOR DARLINGTON (CONTINUED) 
• ••••• CORRECT HFEM, RC AND RQS FOR TEMPERATURE······ 
VCT=(T+213)·8.616E-05 
IF(T.EQ.TO)GO TO 1 
DELT=T-TO 
HFEM= HFEM' ( l+DEL T'DHFE) 
RC=RC'EXP(DELT'DRC) 
RQS: RQS'EXP( DEL T'DRQS) 
WRITE(6,')DELT,HFEM,RC,RQS,VCT 
• ••••• SET ITERATIONS.····· 
DO 2 WHILE(VCE.LT.VCEST) 


















WRITE(6,')'RELAXING VBE2 CONVERGENCE' 
END IF 
······CHECK CHANGE IN VBE IS < X mV·.·.·· 
IF(SQRT«VBECALC-VBE2)··2).GT.X)THEN 
VBE2= VBECALC 
GO TO 3 
END IF 































































































APPENDIX 4.4 FORTRAN LISTING FOR DARLINGTON (CONTINUED) 












······FUNCTION TO CALCULATE COLLECTOR CURRENT OF •••••• 
······DRIVER TRANSISTOR •••••• 
FUNCTION DRI(AREA1,CC,D,CJCRIT,VCO,VCT,RC,RQS,EN,HFEH,VE, 
VCE1,EYEB1,HFEH111,K1) 
······CALCULATE RC AND RQS OF THE DRIVER •••••• 







······CHECK IF TRANSISTOR IS IN ACTIVE REGION •••••• 
IF(VCE1.LT.VCT)GO TO 105 
······CALCULATE IC HAX •••••• 
EYECH1=HFEHPR1·EYEB1 
CJH1=EYECH1/AREA1 
······CHECK IF CJH1 > CJCRIT •••••• 
IF(KD.GT.1)GO TO 107 
IF(CJH1.LT.CJCRIT)GO TO 108 









































APPENDIX 4.4 FORTRAN LISTING FOR DARLINGTON (CONTINUED) 
HFEH11=(HFEH11+9·HFEHPR1)/10. 




GO TO 100 
K1=K1+1 





•••• ·.CHECK IF IN QUASI-SATURATION •• •••• 
IF(VCE1-(EYECH1VE·RC1»101,103,104 
······CHECK IF IN CUT-OFF REGION.······ 
IF(VCE1.LT.VCO)GO TO 102 
•••••• CALCULATE IC IN QUASI-SATURATION······ 
EYEC1=EYECH1VE-«(EYECH1VE·RC1)-VCE1)/RQS1) 
GO TO 106 
.···.·CALCULATE VALUE OF IC IN CUT-OFF REGION······ 
EYEC01=EYECH1VE-«(EYECH1VE·RC1)-VCO)/RQS1) 
EYEC1=(VCE1-VCT)/(VCO-VCT)·EYEC01 
GO TO 106 
4 
•••••• SET IC = TO ICHAX AT CHANGE TO NORHAL OPERATING REGION······ 
EYEC1=EYECH1VE 
GO TO 106 
•••••• CALCULATE IC IN NORHAL REGION USING EARLY VOLTAGE······ 
EYEC1=(VCE1+VE-EYECH1VE·RC1)·EYECH1VE/VE 
GO TO 106 
• .... ·SET IC1 
DRI=O.O 
RETURN 
o BELOW CUT-OFF······ 















































































APPENDIX 4.4 FORTRAN LISTING FOR DARLINGTON (CONTINUED) 
······FUNCTION TO CALCULATE COLLECTOR CURRENT •••••• 







······CHECK IF TRANSISTOR IS IN ACTIVE REGION •••••• 
IF(VCE.LT.VCT)GO TO 206 
······CALCULATE IC MAX •••••• 
EYECM2=HFEMPR2'EYEB2 
CJM2=EYECM2/AREA2 
······CHECK IF CJM2 > CJCRIT •••••• 
IF(KO.GT.l)GO TO 208 
IF(CJM2.LT.CJCRIT)GO TO 209 





IF(HFEM22.GT.HFEM2)GO TO 203 
IF(SQRT«HFEMPR2-HFEM22)··2)-.01)201,201,202 
HFEMPR2=HFEM22 
GO TO 200 
HFEM22=HFEM2 
K2=K2+1 








C • .... ·CHECK IF IN CUT-OFF REGION ....... 
C 
204 IF(VCE.LT.VCO)GO TO 210 

























APPENDIX 4.4 FORTRAN LISTING FOR DARLINGTON (CONTINUED) 
• ••••• CALCULATE IC IN QUASI-SATURATION ••• ••• 
EYEC=EYECMVE-«(EYECMVE'RC)-VCE)/RQS) 
GO TO 211 
••••• ·CALCULATE VALUE OF IC IN CUT-OFF REGION······ 
EYECO=EYECMVE-«(EYECMVE'RC)-VCO)/RQS) 
EYEC=(VCE-VCT)/(VCO-VCT)'EYECO 
GO TO 211 
6 
•••••• SET IC TO ICMAX AT CHANGE TO NORMAL OPERATING REGION······ 
EYEC=EYECMVE 
GO TO 211 
...... CALCULATE IC IN NORMAL REGION USING EARLY VOLTAGE ...... 
EYEC=(VCE+VE-EYECMVE'RC)'EYECMVE/VE 
GO TO 211 
•••••• SET IC2 0 BELOW CUT-OFF •••••• 
OUT=O.O 
RETURN 
























































( 4 ) 
( 5) 
APPEN DI X 4 . 5 
A METHOD FOR DESIGNING THE COLL ECTOR REGION OF MED IUM-POWER TRANS I STORS 
SET KEY PARAMETERS FOR THE DEVICE TO BE DESI GNED 
SPECIFY THE CRITICAL OPERATING POINTS AND THE RWUIRED GAIN 
MINIMA. DEFINE THE MINIMUM V ALUE OF BVCEO THAT I S RWUIRED. 
ESTABLISH THE RANGE OF PROCESS GAIN THAT MAY BE USED. 
NO 
FIND A V ALUE OF RC THAT ALL()IS AN ACCEPTABLE RANGE OF hFEM 
USING A KNOWN RATIO OF RQSlRC ( PROCESS CCNSTANT), OR A DEFAULT 
VALUE OF 1,4, USE EXlUATION 4.4B ON PAGE 126 TO CALCULATE RC. 
THE MINIMUM V ALUE OF PROCESS GAIN, hFEI!, USED I N THE 
CALCULATION MUST BE SUITABLE FOR THE PRODUCTION PROCESS . 
YES 
(3) 
CHOOSE A VALUE OF RC 
L()I ENOOGH TU ENSURE 
OPERATION IN REGION 3 
AS DEFINED ON PAGE 124 . 
IS RC L()I ENOOGH ? 
CHECK RC IS L()I ENOOGH 
USING EXlUATIONS 4 . 4B & 
4.4C, PAGES 126 & 130. 
REVISE RC IF REXlUIRED. 
( 8) 
YES TEMPERATURE CORRECTION 
2 5 4 
(7) 
ESTIMATE OPERATING TEMPERATURE 
OF DIE AND CALCULATE RC, RQS & 
hFEI! AT 300 ol( USING EXlUATIONS 
NO IN FIGURE 4.15, PAGE 141 
( 9) 
( 10) 
PEIERMINE EPITAXIAL ' LAXER SPECIFICATION 
USING EXlUATION 2.5A, PAGE 20, AND THE MINIMUM VALUE OF BVCEO TCCETHER 
WITH THE MAXIMUM VALUE OF hFEI!, CALCULATE THE VALUE OF BVCEO FOR A 
PROCESS GAIN OF 100 . IN FIGURE 2 . 18, PAGE 42, USE THE CURVE FOR WD/ 4 
TO OB TAIN THE MINIMUM VALUES OF EPITAXIAL LAYER THICKNESS AND 
RESISTIVITY. WITH THE CALCULATED VALUE OF RC CALCULATE THE MINIMUM 
ACTIVE AREA OF THE TRANSISTOR COLLECTOR . 
NO (12) YES 
> 10 % ?C:::>~--t 
( 13) 
( 15) 
INCLUDE EPITAXIAL LAYER TOLERANCES 
TO ENSURE ADEQUATE DEVICE AREA FOR THE FULL 
PRODUCTION SPREAD IN EPITAXIAL LAYER THICKNESS 
AN D RESISTIVITY, INCREASE THE COLLECTOR AREA 
BY A FACTOR (1 + Ar) x ( 1 + ~) , WHERE bit-
AND At ARE THE FRACTIONAL SPREADS 




A. EXTERNAL BREAKDOWN MUST BE CATERED FOR AND THE MINIMUM CLEARANCE BETWEEN 
COLLECTOR AND METALLIZATION SHOOLD BE DESIGNED TO PRODUCE A FIELD STRENGTH 
OF < 40 kV/cm AT THE VALUE OF BVCBO DERIVED USING EXlUATION 2.5A, PAGE 20. 
B. LATERAL DEPLETION CLEARANCE IN THE CCLLECTOR REGION SHOOLD BE 
> 1,5 x t ep1 ( max). 
C. IN CASES WHERE THERE ARE CROSSOVERS OVER THE OXIDE, THE OXIDE THICKNESS 
SHOULD BE SUCH THAT THE MAXIMUM FIELD STRENGTH DOES NOT EXCEED 6 MY/m. 
( SEE REFERENCE 7 ) 
D. THE BASE JUNCTION DEPTH SHOOLD BE ADEQUATE FOR THE REXlUIRED BVCBO AND AS 
INDICATED IN REFERENCE 19. 
E. THE OVERALL AREA FOR A SIMPLE EMITTER IS CALCULATED FROM THE CCLLECTOR 
AREA AND MINIMUM EPITAXIAL LAYER THICKNESS USING EXlUATION 2. 6B, PAGE 39 . 
IF THE CONDITION JC(MAX) > JK HUST BE OPTIMIZED, AN INTERDIGITATED 
EMITTER IS USED. THE BASE FINGER WIDTH SHOOLD NOT EXCEED THE MINIMUM 
EPITAXIAL LAYER THICKNESS AND THE EMIITER STRIPES SHOOLD NOT BE 
WIDER THAN 25 x THE BASE WIDTH. ( SEE PAGE 52 AND REFERENCE 19. ) 
REVISE GAIN FOR HIGH INJECTION 
ESTIMATE NEll VALUE OF hFEM 
USING EXlUATION 4.4E, PAGE 131. 
C, D AND Jl( MAY BE 
ESTIMATED FROM FIGURES 4 .9A 
AND 4.9B ON PAGE 136 . 
D.IJILlJIGTON TIWISISTOR DESIGN 
TO DESIGN A DARLINGTON TRANSISTOR, 
STEPS 2 TO 6, 10 AND 14 MAY BE 
CARRIED OU T \oJ ITH A COMPU TER PROG RAM 
SIMnAR TO THAT DESCRIBED IN 
FIGURE 4.18, PAGE 150. THE METHODS 
OF USING THIS PROGRAM DESCRIBED IN 
SECTIONS 4.7.3 . 1, 4 . 7.4, 4.7.5 
4.7 . 6.1, AND 4.7.6.2 MAY BE APPLIED . 
THE USE OF A CLAMP TRANSISTOR TO 
LIMIT BVCEO MAY APPLY : SEE 
SECTION 3.6, PAGE 71. 
